EEPROM 1.8V - 8 PB/ 1.8V
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Memory Size : | 64 Kbit | Organization : | 8 K x 8 |
Data Retention : | 100 Years | Maximum Clock Frequency : | 1 MHz |
Maximum Operating Current : | 3 mA | Operating Supply Voltage : | 2.5 V, 3.3 V, 5 V |
Maximum Operating Temperature : | + 85 C | Mounting Style : | SMD/SMT |
Package / Case : | SOIC-8 |
The AT24C64CN-SH-T is one member of the AT24C64C series.It has the following features including (1)schmitt trigger, filtered inputs for noise suppression;(2)write protect pin for hardware data protection;(3)32-byte page write mode (partial page writes allowed);(4)die sales: wafer form, waffle pack, and bumped wafers.
The AT24C64C provides 32,768/65,536 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 8192 words of 8 bits each. TheAT24C64CN-SH-T cascadable feature allows up to 8 devices to share a common 2-wire bus. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C64C is available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Lead Frame Land Grid Array (ULA), 8-lead TSSOP, 8-lead Ultra Thin Mini-MAP (MLP2x3) and, 8-ball dBGA2 packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 1.8V (1.8 to 5.5V) version.Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to AT24C64CN-SH-T. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
A write operation requires two 8-bit data word addresses following AT24C64CN-SH-T address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller,must terminate the write sequence with a stop condition. At this time the EEPROM AT24C64CN-SH-T enters an internally-timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete.
Technical/Catalog Information | AT24C64CN-SH-T |
Vendor | Atmel (VA) |
Category | Integrated Circuits (ICs) |
Memory Type | EEPROM |
Memory Size | 64K (8K x 8) |
Speed | 400kHz, 1MHz |
Interface | I²C, 2-Wire Serial |
Package / Case | 8-SOIC |
Packaging | Digi-Reel? |
Voltage - Supply | 1.8 V ~ 5.5 V |
Operating Temperature | -40°C ~ 85°C |
Format - Memory | EEPROM - Serial |
Lead Free Status | Lead Free |
RoHS Status | RoHS Compliant |
Other Names | AT24C64CN SH T AT24C64CNSHT AT24C64CN SH TDKR ND AT24C64CNSHTDKRND AT24C64CN-SH-TDKR |