AT8985P Selling Leads, Price trend, AT8985P DataSheet download, circuit diagram from SeekIC.com

Features: · Supports five 10M/100M auto-detect Half/Full duplex switch ports with TX/FX interfaces and one MII port.· Built-in 16Kx64 SRAM.· Supports 2048 MAC addresses table.· Supports four queues for QOS at 8:4:2:1 rate.· Supports priority features by Port-Based, 802.1p VLAN & IP TOS of pack...

See larger image

SeekIC No. : 004290773 Detail

AT8985P: Features: · Supports five 10M/100M auto-detect Half/Full duplex switch ports with TX/FX interfaces and one MII port.· Built-in 16Kx64 SRAM.· Supports 2048 MAC addresses table.· Supports four queues ...

AT8985P Data Sheet

Get Latest Price

Part Number:: AT8985P
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/4/24

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

· Supports five 10M/100M auto-detect Half/Full duplex switch ports with TX/FX interfaces and one MII port.
· Built-in 16Kx64 SRAM.
· Supports 2048 MAC addresses table.
· Supports four queues for QOS at 8:4:2:1 rate.
· Supports priority features by Port-Based, 802.1p VLAN & IP TOS of packets.
· Supports Store & Forward architecture and performs forwarding and filtering at non-blocking full wire speed.
· Supports buffer allocation with 256 bytes per block
· Supports Aging function Enable/Disable.
· Supports per port Single/Dual color mode with Power On auto diagnostic.
· Supports 802.3x Flow Control pause packet for Full Duplex in case buffer is full.
· Supports Back Pressure function for Half Duplex operation in case buffer is full.
· Supports packet length up to 1522 bytes.
· Broadcast Storming Filter function.
· Supports 802.1Q VLAN. Up to 16 VLAN groups is implemented by the last four bits of VLAN ID.
· Supports TP interface Auto MDIX function for auto TX/RX swap by strapping-pin.
· 25M Crystal only for the whole system. Outputs, 25Mhz (for MII interface) clock for different applications.
· 128 QFP package with 2.25V/3.3V power supply.

Application

AT8985P in 128-pin PQFP:
5 TX/FX + MII interface
SOHO 5-port switch: 5-port switch + Router with MII CPU interface.
VoIP Phone with two10/100 TP and integrated-MII CPU.
Converter for HomePNA, powerline, and Ethernet.

Pinout

Connection Diagram

Specifications

Symbol	Parameter	Rating	Units
V_CC	Power Supply	-0.3 to 3.63	V
Vcca2	TX line driver	-0.3 to 2.75	V
Vccpll	PLL voltage	-0.3 to 2.75	V
Vccik	Digital core voltage	-0.3 to 2.75	V
V_IN	Input Voltage	-0.3 to V_CC + 0.3	V
Vout	Output Voltage	-0.3 to V_CC + 0.3	V
TSTG	Storage Temperature	-55 to 155	°C
PD	Power Dissipation	3	W
ESD	ESD Rating	2KV	V

Description

The AT8985P is a high performance, low cost, highly integration (Controller, PHY and Memory) five-port 10/100 Mbps TX/FX plus one 10/100M MAC port Ethernet switch controller with all ports supporting 10/100 Mbps Full/Half duplex switch function. The AT8985 P is intended for applications to stand alone bridge for low cost SOHO market such as 5Port switch or plus one CPU Router. AT8985P provide most advance function such as: 802.1p(Q.O.S.),802.1q(VLAN), Port MAC address Locking, TP Auto MDIX , 25M Crystal & Extra sixth MII port function to meet customer request on Switch demand.

The AT8985P also supports Back-Pressure in Half-Duplex mode and 802.3x Flow Control Pause packet in Full-Duplex mode to prevent packet lost when buffer full. When Back Pressure is enabled, and there is no receive buffer available for the incoming packet, the AT8985 P will issue a JAM pattern on the receiving port in Half Duplex mode and transmit the 802.3x Pause packet back to receiving end in Full Duplex mode.

The built-in 1Mbit SRAM used for packet buffer and address learning table is divided into 256 bytes/block to achieve the optimized memory utilization through complicated link list on packets with various lengths.

AT8985P also supports Port-Base, VLAN and IP TOS field checking for priority mapping. User can be easy to set as different priority mode in individual port, through a small low-cost micro controller to initialize or on-the-fly to configure.Each output port supports four queues in the way of fixed 8:4:2:1 fairness queuing to fit the bandwidth demand on various types of packet such as Voice, Video and data. 802.1Q, Tag/Untag, and up to 16 groups of VLAN also is supported. AT8985P learn last 4 bits of VLAN ID.

An intelligent address recognition algorithm makes AT8985P to recognize up to 2048 different MAC addresses and enables filtering and forwarding at full wire speed.

Port MAC address Locking function is also supported by AT8985P for customer used on Building Internet access to prevent multiple users share one port traffic.

AT8985P

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Tapes, Adhesives(300)

Discrete Semiconductor Products(7459)

RF and RFID(1780)

Hardware, Fasteners, Accessories(2239)

Memory Cards, Modules(216)

Test Equipment(3237)