Features: General• Based on the ARM® SC100™ SecurCore™ 32-bit RISC Processor• Two Instruction Sets ARM High-performance 32-bit Instruction Set Thumb® High-code-density 16-bit Instruction Set• 4-Gbyte Linear Address Space• Von Neumann Load/Store Architect...
AT91SC25672RC: Features: General• Based on the ARM® SC100™ SecurCore™ 32-bit RISC Processor• Two Instruction Sets ARM High-performance 32-bit Instruction Set Thumb® High-code-densit...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
General
• Based on the ARM® SC100™ SecurCore™ 32-bit RISC Processor
• Two Instruction Sets
ARM High-performance 32-bit Instruction Set
Thumb® High-code-density 16-bit Instruction Set
• 4-Gbyte Linear Address Space
• Von Neumann Load/Store Architecture
Single 32-bit Data Bus for Instructions and Data
• 3-stage Pipeline Architecture
Fetch, Decode and Execute Stages
• 8-bit, 16-bit, and 32-bit Data Types
• On-chip Programmable System Clock up to 50 MHz
• Very Low Power Consumption:
Industry Leader in MIPS/Watt
Low-power Idle and Power-down Modes
• Bond Pad Locations Conforming to ISO 7816-2
• ESD Protection to ± 6000V
• Operating Ranges: 2.7V to 5.5V, GSM/3G Compliant, PC Industry Compatible, EMV
Memory
• 256K Bytes of ROM Program Memory
• 72K Bytes of EEPROM User Memory, Including 256 OTP Bytes
Typically More than 500,000 Write/Erase Cycles
• 10K Bytes of RAM
Peripherals
• Two I/O Ports
Configurable to Support Communication Protocols, Including ISO 7816-3 and 2-wire Protocols
• ISO 7816 Controller
Up to 625 kbps at 5 MHz
• Serial Peripheral Interface (SPI) Controller (up to 12 MHz)
• Two 16-bit Timers
• Random Number Generator (RNG)
• 2-level, 12-vector Interrupt Controller
• Hardware DES and Triple DES
• Checksum Accelerator
• CRC 16 / 32 Engine
• 32-bit Cryptographic Accelerator for Public Key Operations Including GF(2N)
RSA, DSA, ECC, Diffie-Hellman
• Advanced MPU
• High-performance Hardware Java Card Accelerator
Security
• Dedicated Hardware for Protection Against SPA/DPA Attacks
• Advanced Protection Against Physical Attack
• Environmental Protection Systems
• Voltage and Frequency Monitors
• Secure Memory Management/Access Protection
Development Tools
• Hardware Development Support on the ATV3-91SC Voyager Emulation Platform. See the ATV3-91SC Emulator Product Preview for Further Details.
The AT91SC25672RC is a low-power, high-performance, 32-bit RISC microcontroller with ROM program memory, EEPROM data memory, and cryptographic accelerator, based on the new ARM SC100 advanced secure processor. The SC100 embedded core is the first member of the ARM SecurCore family. This general-purpose 32-bit processor offers high performance, very low power consumption, and additional features to help combat fraud.
The AT91SC25672RC features 72K bytes of high-performance EEPROM (fast erase/write time, high endurance). This allows system developers to offer their customers a true 64K bytes EEPROM, while still being able to use the remaining 8K bytes for their own purposes (e.g. customization and patches).
The cryptographic accelerator featured in the AT91SC25672RC series is the new AdvX™. It is based on a 32-bit multiplier-accumulator architecture which is designed to perform fast encryption and authentication functions. This enables fast computation and low-power operation. The AdvX, in conjunction with controlling firmware running within the SC100 core, supports standard finite fields arithmetic functions (including RSA, DSA, DH, ECC) and GF(2N).
On top of the AT91SC25672RC´s MPU, a real hardware firewall can be used to increase the overall security level of the application without intense software development. Unique hardware features significantly accelerate the execution of Java Card Byte Code by removing the common software bottlenecks encountered during the implementation of a Java Virtual Machine.
Additional AT91SC25672RC security features include power and frequency protection logic, logical scrambling on program data and addresses, power analysis countermeasures and memory accesses controlled by a supervisor mode.