CY3130

Features: • Sophisticated CPLD design and verification system based on VHDL and Verilog• Warp3® is based on the Workview Office® (PC) design environment-Advanced graphical user interface for Windows®-Schematic capture (ViewDraw®)-VHDL source-level simulator (SpeedWave&r...

product image

CY3130 Picture
SeekIC No. : 004319325 Detail

CY3130: Features: • Sophisticated CPLD design and verification system based on VHDL and Verilog• Warp3® is based on the Workview Office® (PC) design environment-Advanced graphical user i...

floor Price/Ceiling Price

Part Number:
CY3130
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Sophisticated CPLD design and verification system based on VHDL and Verilog
• Warp3® is based on the Workview Office® (PC) design environment
-Advanced graphical user interface for Windows®
-Schematic capture (ViewDraw®)
-VHDL source-level simulator (SpeedWave®)
-Interactive timing simulator (ViewSim®)
-Waveform stimulus and viewing (ViewTrace®)
-Textual design entry using VHDL and Verilog
-Mixed-mode (schematics and text) design entry support for VHDL
• The core of Warp3 consists of an IEEE1076 and 1164 standard VHDL and an IEEE 1364 Verilog compiler
-Open, powerful design languages
-Facilitate design portability across devices and/or CAD platforms
-Facilitate the use of industry-standard simulation and synthesis tools for board and system-level design
• Additional option for timing simulation and an FSM editor from Aldec
-Active-HDL™ Sim Release 3.3 graphical waveform simulator
-Active-HDL FSM graphical Finite State Machine editor
• Support for ALL Cypress PLDs and CPLDs including:
-Ultra37000™ CPLDs (now with FBGA support)
-FLASH370i™ CPLDs
-MAX340™ CPLDs
-Industry-standard PLDs (16v8, 20v8, 22v10)



Description

CY3130 is an integration of Cypress's advanced VHDL and Verilog synthesis and fitting technology with Viewlogic's sophisticated EDA design environment. Warp3 includes Cypress's VHDL and Verilog compiler and Workview Office software for Windows 95™, Windows 98™, and Windows NT™.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Integrated Circuits (ICs)
RF and RFID
LED Products
Discrete Semiconductor Products
Transformers
View more