CY37512P208-100UM

Features: • In-System Reprogrammable™ (ISR™) CMOS CPLDs- JTAG interface for reconfigurability- Design changes do not cause pinout changes- Design changes do not cause timing changes• High density- 32 to 512 macrocells- 32 to 264 I/O pins- Five dedicated inputs including fou...

product image

CY37512P208-100UM Picture
SeekIC No. : 004319347 Detail

CY37512P208-100UM: Features: • In-System Reprogrammable™ (ISR™) CMOS CPLDs- JTAG interface for reconfigurability- Design changes do not cause pinout changes- Design changes do not cause timing change...

floor Price/Ceiling Price

Part Number:
CY37512P208-100UM
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

•  In-System Reprogrammable™ (ISR™) CMOS CPLDs
- JTAG interface for reconfigurability
- Design changes do not cause pinout changes
- Design changes do not cause timing changes
•  High density
- 32 to 512 macrocells
- 32 to 264 I/O pins
- Five dedicated inputs including four clock pins
•  Simple timing model
- No fanout delays
- No expander delays
- No dedicated vs. I/O pin delays
- No additional delay through PIM
- No penalty for using full 16 product terms
- No delay for steering or sharing product terms
•  3.3V and 5V versions
•  PCI-compatible[1]
•  Programmable bus-hold capabilities on all I/Os
•  Intelligent product term allocator provides:
- 0 to 16 product terms to any macrocell
- Product term steering on an individual basis
- Product term sharing among local macrocells
•  Flexible clocking
- Four synchronous clocks per device
- Product term clocking
- Clock polarity control per logic block
•  Consistent package/pinout offering across all densities
- Simplifies design migration
- Same pinout for 3.3V and 5.0V devices
•  Packages
- 4 to 400 leads in PLCC, CLCC, PQFP, TQFP, CQFP, 
    BGA, and Fine-Pitch BGA packages
- Lead(Pb)-free packages available



Pinout

  Connection Diagram


Specifications

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature  .........................................................65°C to +150°C
Ambient Temperature with
Power Applied......................................................................55°C to +125°C
Supply Voltage to Ground Potential .......................................... 0.5V to +7.0V
DC Voltage Applied to Outputs
in High-Z State............................................................................0.5V to +7.0V
DC Input Voltage .......................................................................0.5V to +7.0V
DC Program Voltage........................................................................... .5 to 5.5V
Current into Outputs .................................................................................6 mA
Static Discharge Voltage.......................................................................> 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current.................................................................................> 200 mA



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Semiconductor Modules
Connectors, Interconnects
Cable Assemblies
Transformers
Tapes, Adhesives
803
View more