Features: *CMOS Technology*Memory Configuration 256 Byte On-Chip RAM Register file plus 128 Byte Peripheral Free RAM Memory-Mapped Ports for Easy Addressing 16K-Byte On-Chip ROM*On-Chip PLL Frequency Synthesizer with Dual Modules Prescaler Independant Frequency input ports : Max 150MHz at FM, 40MH...
DMC73C168: Features: *CMOS Technology*Memory Configuration 256 Byte On-Chip RAM Register file plus 128 Byte Peripheral Free RAM Memory-Mapped Ports for Easy Addressing 16K-Byte On-Chip ROM*On-Chip PLL Frequenc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
*CMOS Technology
*Memory Configuration
256 Byte On-Chip RAM Register file plus 128 Byte Peripheral Free RAM
Memory-Mapped Ports for Easy Addressing
16K-Byte On-Chip ROM
*On-Chip PLL Frequency Synthesizer with Dual Modules Prescaler
Independant Frequency input ports : Max 150MHz at FM, 40MHz at AM
Two Types of Frequency Dividing Method : Pulse Swallow and Direct
8 Kinds of reference Frequencies : 1, 5, 6.25, 9, 10, 12.5, 25 and 50KHz
*2 Channel SIO port
*2 Channel On-Chip Timer
16-Bit with 5-Bit Prescaler and 16-Bit capture latch, timer outputs
Internal interrupt with Automatic timer Reload
*On-Chip A/D Converter
2-channels with 8 bit resolution
Ratiometric Conversion
144 Machine-Cycles Conversion time (64us)
*On-Chip IF Counter
17-Bit, Gate Time : Program can select from 1ms to 15ms
maximum Input Frequency : FM IF = 20MHz, AM IF = 5MHz
*Easy Interrupt Handling
External Interrupts with Schmitt-Trigger Input
Software Calls through Interrupt Vectors
Software Monitoring of Interrupt Status
Precise Interrupt Timing through Capture Latch
*Selectable Beep clock : 417Hz, 1KHz, 1.25KHz, 2.5KHz
*64 I/O Pins
64 Bidirectional Pins
*Wide Operating Range
Voltage(VDD) : 5V 10%ae
Clock : 4.5MHz
Temperature : -40 deg to 85 deg
One Machine Execution Time : 0.44us (with 4.5MHz Crystal Oscillator)
*Low operating Current
Halt Mode for Power Savings (Typical : 1uA at OSC stop)
Warm-up mode for avoid unstable osc operation at the wake time from Halt mode.
The warm-up time can be adjustable by S/W.
*Package
80 QFP (Quad Flat Package)
*Development Support
Evaluation Module : EVM73C00A & ADP73C168
Assembler/Linker Cross Support for Popular Hosts