PinoutSpecificationsSwitch Size2 x 2Control InterfacePin SelectableMax Speed3.125 GbpsIN SigConEQOUT SigConPre-EInput CompatibilityLVDS/LVPECL/CMLOutput CompatibilityLVDSPower Consumption_254 mWPowerWise Rating 441 mW/GbpsSpecial Features9kV ESDTemperature Min-40 deg CTemperature Max85 deg CSupply...
DS25CP102Q: PinoutSpecificationsSwitch Size2 x 2Control InterfacePin SelectableMax Speed3.125 GbpsIN SigConEQOUT SigConPre-EInput CompatibilityLVDS/LVPECL/CMLOutput CompatibilityLVDSPower Consumption_254 mWPowe...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

| Switch Size | 2 x 2 |
| Control Interface | Pin Selectable |
| Max Speed | 3.125 Gbps |
| IN SigCon | EQ |
| OUT SigCon | Pre-E |
| Input Compatibility | LVDS/LVPECL/CML |
| Output Compatibility | LVDS |
| Power Consumption_ | 254 mW |
| PowerWise Rating 4 | 41 mW/Gbps |
| Special Features | 9kV ESD |
| Temperature Min | -40 deg C |
| Temperature Max | 85 deg C |
| SupplyVoltage | 3.3 Volt |
| JTAG1149.1 | No |
| AEC Q-100 Automotive Grade | 3 |
| Automotive Selection Guide | Yes |
| Function | Crosspoint |
| PowerWise | Yes |
| View Using Catalog | |
The DS25CP102Q is a 3.125 Gbps 2x2 LVDS crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs.
The DS25CP102Q features two levels (Off and On) of transmit pre-emphasis (PE) and two levels (Off and On) of receive equalization (EQ).
Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower device insertion and return losses, reduce component count and further minimize board space.