DS90CR482

Features: · 3.168 Gbits/sec bandwidth with 66 MHz Clock· 5.376 Gbits/sec bandwidth with 112 MHz Clock· 65 - 112 MHz input clock support· LVDS SER/DES reduces cable and connector size· Pre-emphasis reduces cable loading effects· Optional DC balance encoding reduces ISI distortion· Cable Deskew of +...

product image

DS90CR482 Picture
SeekIC No. : 004329369 Detail

DS90CR482: Features: · 3.168 Gbits/sec bandwidth with 66 MHz Clock· 5.376 Gbits/sec bandwidth with 112 MHz Clock· 65 - 112 MHz input clock support· LVDS SER/DES reduces cable and connector size· Pre-emphasis r...

floor Price/Ceiling Price

Part Number:
DS90CR482
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/4

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· 3.168 Gbits/sec bandwidth with 66 MHz Clock
· 5.376 Gbits/sec bandwidth with 112 MHz Clock
· 65 - 112 MHz input clock support
· LVDS SER/DES reduces cable and connector size
· Pre-emphasis reduces cable loading effects
· Optional DC balance encoding reduces ISI distortion
· Cable Deskew of +/−1 LVDS data bit time (up to 80 MHz Clock Rate)
· 5V Tolerant TxIN and control input pins
· Flow through pinout for easy PCB design
· +3.3V supply voltage
· Transmitter rejects cycle-to-cycle jitter
· Conforms to ANSI/TIA/EIA-644-1995 LVDS Standard



Application

` The DS90CR481/DS90CR482 chipset is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum clock rate is increased to 112 MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. This requires the use of one pull up resistor to Vcc; please refer to Table 1 to set the level needed. Optional DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter- Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to ±1 LVDS data bit time (up to 80 MHz clock rates). For details on deskew, refer to "Deskew" section below. These three enhancements allow cables 5+ meters in length to be driven depending upon media and clock rate.
` The DS90CR481/482 chipset may also be used in a non-DC Balance mode. In this mode pre-emphasis is supported. In this mode, the chipset is also compatible with 21 and 28-bit Channel Link Receivers. See Figure 16 for the LVDS mapping.




Specifications

Supply Voltage (VCC) .......................................−0.3V to +4V
CMOS/TTL Input Voltage ...............................−0.3V to +5.5V
LVCMOS/TTL Output Voltage ..............−0.3V to (VCC + 0.3V)
LVDS Receiver Input Voltage .........................−0.3V to +3.6V
LVDS Driver Output Voltage ...........................−0.3V to +3.6V
LVDS Output Short
  Junction Temperature .............................................+150°C
  Storage Temperature ..............................−65°C to +150°C
Lead Temperature (Soldering, 4 sec.) 100L TQFP .....+260°C
Maximum Package Power Dissipation Capacity @ 25°C
100 TQFP Package:
  DS90CR481VJD ...........................................................2.3W
  DS90CR482VS .............................................................2.3W
Package Derating:
  DS90CR481VJD ...........................18.1mW/°C above +25°C
  DS90CR482VS .............................18.1mW/°C above +25°C
ESD Rating:
  DS90CR481
     (HBM, 1.5kΩ, 100pF) ..............................................> 6 kV
     (EIAJ, 0Ω, 200pF) .................................................> 300 V
  DS90CR482
     (HBM, 1.5kΩ, 100pF) ..............................................> 2 kV
     (EIAJ, 0Ω, 200pF) .................................................> 200 V



Description

The DS90CR481 transmitter converts 48 bits of CMOS/TTL data into eight LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a ninth LVDS link. Every cycle of the transmit clock 48 bits of input data are sampled and transmitted. The DS90CR482 receiver converts the LVDS data streams back into 48 bits of LVCMOS/TTL data. At a transmit clock frequency of 112MHz, 48 bits of TTL data are transmitted at a rate of 672Mbps per LVDS data channel. Using a 112MHz clock, the data throughput is 5.38Gbit/s (672Mbytes/s). At a transmit clock frequency of 112MHz, 48 bits of TTL data are transmitted at a rate of 672Mbps per LVDS data channel. Using a 66MHz clock, the data throughput is 3.168Gbit/s (396Mbytes/s).

The DS90CR481 multiplexing of data lines provides a substantial cable reduction. Long distance parallel single-ended buses typically require a ground wire per active signal (and have very limited noise rejection capability). Thus, for a 48-bit wide data and one clock, up to 98 conductors are required. With this Channel Link chipset as few as 19 conductors (8 data pairs, 1 clock pair and a minimum of one ground) are needed. This provides an 80% reduction in cable width, which provides a system cost savings, reduces connector physical size and cost, and reduces shielding requirements due to the cables' smaller form factor.

The 48 CMOS/TTL inputs can support a variety of signal combinations. For example, 6 8-bit words or 5 9-bit (byte + parity) and 3 controls.

The DS90CR481/DS90CR482 chipset is improved over prior generations of Channel Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum clock rate is increased to 112 MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable pre-emphasis feature that provides additional output current during transitions to counteract cable loading effects. Optional DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With preemphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-topair skew of up to +/−1 LVDS data bit time (up to 80 MHz Clock Rate). These three enhancements allow cables 5+ meters in length to be driven.

The DS90CR481 chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
View more