FM24C03U

The FM24C02U/03U devices are 2048 bits of CMOS non-volatile electrically erasable memory. These devices conform to all specifications in the Standard IIC 2-wire protocol. FM24C02U/03U are designed to minimize device pin count and simplify PC board layout requirements.

The upper half (upper 1Kbit) of the memory of the FM24C03U can be write protected by connecting the WP pin to V_CC. This section of memory then becomes unalterable unless WP is switched to V_SS.

This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM FM24C02U/03U(s).The Standard IIC protocol allows for a maximum of 16K of EEPROM memory which is supported by the Fairchild family in 2K, 4K, 8K, and 16K FM24C02U/03U, allowing the user to configure the memory as the application requires with any combination of EEPROMs. In order to implement higher EEPROM memory densities on the IIC bus, the Extended IIC protocol must be used.(Refer to the FM24C32 or FM24C65 datasheets for more information.)

Fairchild EEPROMs FM24C02U/03U are designed and tested for applications requiring high endurance, high reliability and low power consumption.