Purchase HD6433048, In-stock HD6433048 From SeekIC.
- Table of contents:
HD6433048
-
Suppliers
DataSheet
General Description
HD6433048 Maximum Ratings
|
Item |
Symbol |
Value |
Unit | |
| Power supply voltage |
VCC |
0.3 to +7.0 |
V | |
| Programming voltage | HD6473048 |
VPP |
0.3 to +13.5 |
V |
| HD64F3048 |
0.3 to +13.0 |
V | ||
| Input voltage (except for MD2 and port 7 |
Vin |
0.3 to VCC + 0.3 |
V | |
| Input voltage (MD2) | HD6473048, HD6433048, HD6433047, HD6433045, HD6433044 |
Vin |
0.3 to VCC + 0.3 |
V |
| HD64F3048 |
0.3 to +13.0 |
V | ||
| Input voltage (port 7) |
Vin |
0.3 to AVCC + 0.3 |
V | |
| Reference voltage |
VREF |
0.3 to AVCC + 0.3 |
V | |
| Analog power supply voltage |
AVCC |
0.3 to +7.0 |
V | |
| Analog input voltage |
VAN |
0.3 to AVCC + 0.3 |
V | |
| Operating temperature |
Topr |
Regular specifications: 20 to +75 |
°C | |
|
Wide-range specifications: 40 to +85 |
°C | |||
| Storage temperature |
Tstg |
55 to +125 |
°C | |
HD6433048 Features
Upward-compatible with the H8/300 CPU at the object-code level
General-register machine
• Sixteen 16-bit general registers
(also usable as + eight 16-bit registers or eight 32-bit registers)
High-speed operation (flash memory version)
• Maximum clock rate: 16 MHz
• Add/subtract: 125 ns
• Multiply/divide: 875 ns
High-speed operation (masked ROM and PROM versions)
• Maximum clock rate: 18 MHz
• Add/subtract: 111 ns
• Multiply/divide: 778 ns
16-Mbyte address space
Instruction features
• 8/16/32-bit data transfer, arithmetic, and logic instructions
• Signed and unsigned multiply instructions (8 bits × 8 bits, 16 bits × 16 bits)
• Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits)
• Bit accumulator function
• Bit manipulation instructions with register-indirect specification of bit positions
H8/3048
• ROM: 128 kbytes
• RAM: 4 kbytes
H8/3047
• ROM: 96 kbytes
• RAM: 4 kbytes
H8/3045
• ROM: 64 kbytes
• RAM: 2 kbytes
H8/3044
• ROM: 32 kbytes
• RAM: 2 kbytes
• Seven external interrupt pins: NMI, IRQ0 to IRQ5
• 30 internal interrupts
• Three selectable interrupt priority levels
• Address space can be partitioned into eight areas, with independent bus specifications in each area
• Chip select output available for areas 0 to 7
• 8-bit access or 16-bit access selectable for each area
• Two-state or three-state access selectable for each area
• Selection of four wait modes
• Bus arbitration function
DRAM refresh
controller
• Directly connectable to 16-bit-wide DRAM
• CAS-before-RAS refresh
• Self-refresh mode selectable
Pseudo-static RAM refresh
• Self-refresh mode selectable
Short address mode
• Maximum four channels available
• Selection of I/O mode, idle mode, or repeat mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI
channel 0, or external requests
Full address mode
• Maximum two channels available
• Selection of normal mode or block transfer mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, external requests, or auto-request
Usable as an interval timer
• Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10 pulse inputs
• 16-bit timer counter (channels 0 to 4)
• Two multiplexed output compare/input capture pins (channels 0 to 4)
• Operation can be synchronized (channels 0 to 4)
• PWM mode available (channels 0 to 4)
• Phase counting mode available (channel 2)
• Buffering available (channels 3 and 4)
• Reset-synchronized PWM mode available (channels 3 and 4)
• Complementary PWM mode available (channels 3 and 4)
• DMAC can be activated by compare match/input capture A interrupts (channels 0 to 3)
General-register machine
• Sixteen 16-bit general registers
(also usable as + eight 16-bit registers or eight 32-bit registers)
High-speed operation (flash memory version)
• Maximum clock rate: 16 MHz
• Add/subtract: 125 ns
• Multiply/divide: 875 ns
High-speed operation (masked ROM and PROM versions)
• Maximum clock rate: 18 MHz
• Add/subtract: 111 ns
• Multiply/divide: 778 ns
16-Mbyte address space
Instruction features
• 8/16/32-bit data transfer, arithmetic, and logic instructions
• Signed and unsigned multiply instructions (8 bits × 8 bits, 16 bits × 16 bits)
• Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits)
• Bit accumulator function
• Bit manipulation instructions with register-indirect specification of bit positions
H8/3048
• ROM: 128 kbytes
• RAM: 4 kbytes
H8/3047
• ROM: 96 kbytes
• RAM: 4 kbytes
H8/3045
• ROM: 64 kbytes
• RAM: 2 kbytes
H8/3044
• ROM: 32 kbytes
• RAM: 2 kbytes
• Seven external interrupt pins: NMI, IRQ0 to IRQ5
• 30 internal interrupts
• Three selectable interrupt priority levels
• Address space can be partitioned into eight areas, with independent bus specifications in each area
• Chip select output available for areas 0 to 7
• 8-bit access or 16-bit access selectable for each area
• Two-state or three-state access selectable for each area
• Selection of four wait modes
• Bus arbitration function
DRAM refresh
controller
• Directly connectable to 16-bit-wide DRAM
• CAS-before-RAS refresh
• Self-refresh mode selectable
Pseudo-static RAM refresh
• Self-refresh mode selectable
Short address mode
• Maximum four channels available
• Selection of I/O mode, idle mode, or repeat mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI
channel 0, or external requests
Full address mode
• Maximum two channels available
• Selection of normal mode or block transfer mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, external requests, or auto-request
Usable as an interval timer
• Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10 pulse inputs
• 16-bit timer counter (channels 0 to 4)
• Two multiplexed output compare/input capture pins (channels 0 to 4)
• Operation can be synchronized (channels 0 to 4)
• PWM mode available (channels 0 to 4)
• Phase counting mode available (channel 2)
• Buffering available (channels 3 and 4)
• Reset-synchronized PWM mode available (channels 3 and 4)
• Complementary PWM mode available (channels 3 and 4)
• DMAC can be activated by compare match/input capture A interrupts (channels 0 to 3)
HD6433048 Connection Diagram
HD6433048
PDF/DataSheet Download
- Datasheet: HD6433048
- File Size: 2838417 KB
- Manufacturer: HITACHI [Hitachi Semiconductor]
- Click here to Download
- ·HD6.8M50
- NTE [NTE Electronics]
- HIGH-FREQ ALUMINUM ELECTROLYTIC
- 14795 KB
- ·HD61200
- LCD DISPLAY DRIVER,80-SEG,0-BP,CMOS,QFP,100PIN,PLASTIC
- 317928 KB
- ·HD61202
- LCD DISPLAY DRIVER,64-SEG,0-BP,CMOS,QFP,100PIN,PLASTIC
- 690709 KB
- ·HD61202TFIA
- LCD DISPLAY DRIVER,64-SEG,0-BP,CMOS,TQFP,100PIN,PLASTIC
- 690709 KB
- ·HD61202U
- HITACHI [Hitachi Semiconductor]
- Dot Matrix Liquid Crystal GraphicDisplay Column Driver
- 202748 KB
- ·HD61202UFS
- HITACHI [Hitachi Semiconductor]
- Dot Matrix Liquid Crystal GraphicDisplay Column Driver
- 202748 KB
- ·HD61202UTE
- HITACHI [Hitachi Semiconductor]
- Dot Matrix Liquid Crystal GraphicDisplay Column Driver
- 202748 KB
- ·HD61203
- LCD DISPLAY DRIVER,0-SEG,64-BP,CMOS,QFP,100PIN,PLASTIC
- 549086 KB
HD6433048 Relative Products
HD6433047
HD6433045
HD6433044
The H8/300H CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300H CPU. The CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime ...
HD6432631
The H8S/2600 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) ...
HD6432355
The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit general registers, can address a 16-Mbyte (architecturally 4-Gbyte) ...
HD6432345
The H8S/2345 Group is a series of microcomputers (MCUs: microcomputer units), built around the H8S/2000 CPU, employing Renesas' proprietary architecture, and equipped with peripheral functions on-chip.The H8S/2000 CPU has an internal 32-bit architecture, is ...
Hotspot Suppliers Product
BH5203X-05XX
Price: 1-10 USD
BH5203X-05XX, QFP
LNK306DN
Price: 0.54-0.6 USD
Lowest Component Count, Switcher IC, DIP 7pins
MAX3100EEE+
Price: 3-4 USD
SPI/Microwire-Compatible UART, 16QSOP, Schmitt-Trigger Inputs, 3.3V, Lowest Power
TPSE477M010R0045
Price: 0.52-0.71 USD
CAP TANT 470UF 10V 20% 2917 - TPSE477M010R0045
TLC5940NT
Price: 1-10 USD
constant-current sink LED driver, 28-DIP, 16 Channels, 12 bit, 30-MHz, 3 V to 5.5 V
HNC151-104
Price: 1-100 USD
HNC151-104, Sensor, Zhongxu Microelectronics
SN74HC138DR
Price: 0.1-0.4 USD
decoder, SOP, 2V to 6V
CR14505BL
Price: 3.5-5 USD
lithium manganese dioxide battery, DIP, 1800mAh, 3.0V, High Energy Density
DLW21SN181SQ2L
Price: 0.081-0.489 USD
choke coil wire, Tape Reel, 330mA
VB325SP
Price: 1.8-2.3 USD
car drive, ignition, COIL, Power IC, Power SO-10 Exposed Bottom Pad, 10A, 125W
D8255AC-2
Price: 1-4 USD
programmable peripheral interface, dip, microprocessor, 24 programmable I/O pins
PIC16F873A-I/SO
Price: 0.01-100 USD
28-pin, enhanced flash microcontroller, SOIC, 25 mA, -0.3 to +7.5V, Programmable code protection
