Features: • Interrupt priority registers (IPRs) for setting interrupt prioritiesInterrupts other than NMI can be assigned to two priority levels on a module-by-module basisin interrupt priority registers A and B (IPRA and IPRB).• Three-level masking by the I and UI bits in the CPU cond...
HD64F3022F: Features: • Interrupt priority registers (IPRs) for setting interrupt prioritiesInterrupts other than NMI can be assigned to two priority levels on a module-by-module basisin interrupt priorit...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
• Interrupt priority registers (IPRs) for setting interrupt priorities
Interrupts other than NMI can be assigned to two priority levels on a module-by-module basis
in interrupt priority registers A and B (IPRA and IPRB).
• Three-level masking by the I and UI bits in the CPU condition code register (CCR)
• Independent vector addresses
All interrupts are independently vectored; the interrupt service routine does not have to identify the interrupt source.
• Five external interrupt pins
NMI has the highest priority and is always accepted; either the rising or falling edge can be selected. For each of IRQ0 , IRQ1, IRQ4, and IRQ5, sensing of the falling edge or level sensing can be selected independently.
Item | Symbol | Value | Unit |
Power supply voltage | VCC | 0.3 to +4.3 | V |
Input voltage (except port 7) | Vin | 0.3 to VCC +0.3 | V |
Input voltage (port 7) | Vin | 0.3 to AVCC +0.3 | V |
Analog power supply voltage | AVCC | 0.3 to +7.0 | V |
Analog input voltage | VAN | 0.3 to AVCC +0.3 | V |
Operating temperature | Topr | 20 to +75 | |
Storage temperature | Tstg | 55 to +125 |
The H8/3022 Group comprises microcomputers (MCUs) that integrate system supporting functions together with an H8/300H CPU core featuring an original Renesas Technology architecture.
The H8/3022 CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address space. Its instruction set is upward-compatible at the object-code level with the H8/300 CPU, enabling easy porting of software from the H8/300 Series.
The H8/3022 on-chip system supporting functions include ROM, RAM, a 16-bit integrated timer unit (ITU), a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication interface (SCI), an A/D converter, I/O ports, and other facilities.
The H8/3022 Group consists of four models: the H8/3022 with 256 kbytes of ROM and 8 kbytes of RAM, the H8/3021 with 192 kbytes of ROM and 8 kbytes of RAM, and the H8/3020 with 128 kbytes of ROM and 4 kbytes of RAM. The five MCU operating modes offer a choice of expanded mode, single-chip mode and address space size.
In addition to the masked-ROM version of the H8/3022 Group, an F-ZTAT* version with an onchip flash memory that can be freely programmed and reprogrammed by the user after the board is installed is also available. This version of H8/3022 enables users to respond quickly and flexibly to changing application specifications, growing production volumes, and other conditions.