HSP50110

Features: • Input Sample Rates to 52 MSPS• Internal AGC Loop for Output Level Stability• Parallel or Serial Output Data Formats• 10-Bit Real or Complex Inputs• Bidirectional 8-Bit Microprocessor Interface• Frequency Selectivity <0.013Hz • Low Pass Filte...

product image

HSP50110 Picture
SeekIC No. : 004366452 Detail

HSP50110: Features: • Input Sample Rates to 52 MSPS• Internal AGC Loop for Output Level Stability• Parallel or Serial Output Data Formats• 10-Bit Real or Complex Inputs• Bidirect...

floor Price/Ceiling Price

Part Number:
HSP50110
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/28

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Input Sample Rates to 52 MSPS
• Internal AGC Loop for Output Level Stability
• Parallel or Serial Output Data Formats
• 10-Bit Real or Complex Inputs
• Bidirectional 8-Bit Microprocessor Interface
• Frequency Selectivity <0.013Hz
• Low Pass Filter Configurable as Three Stage Cascaded- Integrator-Comb (CIC), Integrate and Dump, or Bypass
• Fixed Decimation from 1-4096, or Adjusted by NCO Synchronization with Baseband Waveforms
• Input Level Detection for External IF AGC Loop
• Designed to Operate with HSP50210 Digital Costas Loop
• 84 Lead PLCC





Application

• Satellite Receivers and Modems
• Complex Upconversion/Modulation
• Tuner for Digital Demodulators
• Digital PLL's
• Related Products: HSP50210 Digital Costas Loop; A/D Products HI5703, HI5746, HI5766
• HSP50110/210EVAL Digital Demod Evaluation Board





Pinout

  Connection Diagram




Specifications

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+7.0V
Input, Output Voltage . . . . . . . . . . . . . . . . .GND -0.5V to VCC +0.5V
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 3





Description

The Digital Quadrature Tuner (DQT) HSP50110 provides many of the functions required for digital demodulation. These functions include carrier LO generation and mixing, baseband sampling, programmable bandwidth filtering, baseband AGC, and IF AGC error detection. Serial control inputs are provided which can be used to interface with external symbol and carrier tracking loops. These elements make the DQT ideal for demodulator applications with multiple operational modes or data rates. The DQT may be used with HSP50210 Digital Costas Loop to function as a demodulator for BPSK, QPSK, 8-PSK OQPSK, FSK, FM, and AM signals.

The DQT HSP50110 processes a real or complex input digitized at rates up to 52 MSPS. The channel of interest is shifted to DC by a complex multiplication with the internal LO. The quadrature LO is generated by a numerically controlled oscillator (NCO) with a tuning resolution of 0.012Hz at a 52MHz sample rate. The output of the complex multiplier is gain corrected and fed into identical low pass FIR filters. Each filter is comprised of a decimating low pass filter followed by an optional compensation filter. The decimating low pass filter is a 3 stage Cascaded-Integrator-Comb (CIC) filter. The CIC filter can be configured as an integrate and dump filter or a third order CIC filter with a (sin(X)/X)3 response. Compensation filters are provided to flatten the (sin(X)/X)N response of the CIC. If none of the filtering options are desired, they may be bypassed. The filter bandwidth is set by the decimation rate of the CIC filter. The decimation rate may be fixed or adjusted dynamically by a symbol tracking loop to synchronize theoutput samples to symbol boundaries. The decimation rate may range from 1-4096. An internal AGC loop is provided by HSP50110 to maintain the output magnitude at a desired level. Also, an input level detector can be used to supply error signal for an external IF AGC loop closed around the A/D.

The DQT HSP50110 output is provided in either serial or parallel formats to support interfacing with a variety DSP processors or digital filter components. This device is configurable over a general purpose 8-bit parallel bidirectional microprocessor control bus.






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Industrial Controls, Meters
Fans, Thermal Management
Memory Cards, Modules
Programmers, Development Systems
Semiconductor Modules
View more