HV610

Features: HVCMOS® technologyOperating output voltage up to +50/-40VShift register speed 40MHz @ VDD = 5VData speed up to 160MHz @ VDD = 5V32 high voltage outputsCMOS/TTL compatibleApplicationHigh speed print head driverLCD driverPinoutSpecifications Parameter Value Supply voltage, VDD...

product image

HV610 Picture
SeekIC No. : 004367574 Detail

HV610: Features: HVCMOS® technologyOperating output voltage up to +50/-40VShift register speed 40MHz @ VDD = 5VData speed up to 160MHz @ VDD = 5V32 high voltage outputsCMOS/TTL compatibleApplicationHig...

floor Price/Ceiling Price

Part Number:
HV610
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

HVCMOS® technology
Operating output voltage up to +50/-40V
Shift register speed 40MHz @ VDD = 5V
Data speed up to 160MHz @ VDD = 5V
32 high voltage outputs
CMOS/TTL compatible



Application

High speed print head driver
LCD driver



Pinout

  Connection Diagram


Specifications

Parameter Value
Supply voltage, VDD -0.5V to 6V
Supply voltage, VPP 55V
Supply voltage, VNN -45V
Logic input levels -0.5V to VDD+0.5V
Operating junction temperature
range
-40to +125
Storage temperature range -65 to 150
All voltages referenced to GND.


Description

The HV610 is a 32-channel high voltage, medium current driver IC. The outputs can be either at VPPS, VNN, HiZ, or HVGND.

Data is shifted through four parallel 8-bit shift registers on the low to high transition of the clock. A data output buffer is provided for cascading devices. Data is transferred to a 32-bit latch when logic level high is applied to the LE input. The CLR signal will reset both the shift register and the latch. Output states are controlled by POS, and NEG input signals, and by data in the latch. All outputs of HV610 are tri-stated upon a logic high on the HiZ input signal.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Cables, Wires
Optical Inspection Equipment
Transformers
Hardware, Fasteners, Accessories
Optoelectronics
View more