Position: Home  > All Categories> Integrated Circuits (ICs) > HY5PS1G421M

HY5PS1G421M

Features: • Dual Die Package( 512Mb DDR2 * 2)• VDD, VDDQ=1.8V +/- 0.1V• All inputs and outputs are compatible with SSTL_18 interface• Fully differential clock inputs (CK, /CK) operation• Double data rate interface• Source synchronous-data transaction aligned to ...

product image

HY5PS1G421M Picture
See larger image
SeekIC No. : 004368333 Detail

HY5PS1G421M: Features: • Dual Die Package( 512Mb DDR2 * 2)• VDD, VDDQ=1.8V +/- 0.1V• All inputs and outputs are compatible with SSTL_18 interface• Fully differential clock inputs (CK, /CK...

HY5PS1G421M Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
HY5PS1G421M
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/7

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Dual Die Package( 512Mb DDR2 * 2)
• VDD, VDDQ=1.8V +/- 0.1V
• All inputs and outputs are compatible with SSTL_18 interface
• Fully differential clock inputs (CK, /CK) operation
• Double data rate interface
• Source synchronous-data transaction aligned to bidirectional data strobe (DQS, DQS)
• Differential Data Strobe (DQS, DQS)
• Data outputs on DQS, DQS edges when read (edged DQ)
• Data inputs on DQS centers when write(centered DQ)
• On chip DLL align DQ, DQS and DQS transition with CK transition
• DM mask write data-in at the both rising and falling edges of the data strobe
• All addresses and control inputs except data, data strobes and data masks latched on the rising
edges of the clock
• Programmable CAS latency 3, 4, 5 supported
• Programmable additive latency 0, 1, 2, 3, 4 supported
• Programmable burst length 4/8 with both nibble sequential and interleave mode
• Internal 4bank operations with single pulsed RAS
• Auto refresh and self refresh supported
• tRAS lockout supported
• 8K refresh cycles /64ms
• JEDEC standard 60ball FBGA(x4/x8)
• Full strength driver option controlled by EMRS
• On Die Termination supported
• Off Chip Driver Impedance Adjustment supported
• Read Data Strobe supported (x8 only)
• Self-Refresh High Temperature Entry




Specifications

Symbol Parameter Rating Units Note
VDD Voltage on VDD pin relative to VSS - 1.0 V ~ 2.3 V V 1
VDDQ Voltage on VDDQ pin relative to VSS - 0.5 V ~ 2.3 V V 1
VDDL Voltage on VDDL pin relative to VSS - 0.5 V ~ 2.3 V V 1
VIN, VOUT Voltage on any pin relative to VSS - 0.5 V ~ 2.3 V V 1
TSTG Storage Temperature -55 to +100 1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the  evice. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating  onditions for extended periods may affect reliability.






Description






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
LED Products
LM24P20
KCG057QV1DB-G770
Cables, Wires
821-0814-a
415-0100-150
Batteries, Chargers, Holders
ICR18650-28A
ICR18650-26F/h
Memory Cards, Modules
WT32
VTL5C7
Semiconductor Modules
2DI300A-050-03
7MBR25SA-120-50
Kits
IT243
UVSC-110-4E1
View more