Purchase HYB25D256160T, In-stock HYB25D256160T From SeekIC.
Part Number: HYB25D256160T
Description: The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits.It is internally ...
- Table of contents:
HYB25D256160T
-
Suppliers
DataSheet
General Description
HYB25D256160T General Description
The 256Mb DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits.It is internally configured as a quad-bank DRAM.
The 256Mb DDR SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256Mb DDR SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.
The 256Mb DDR SDRAM operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.
The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.
As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.
An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.
HYB25D256160T Maximum Ratings
| Parameter | Symbol | Values | Unit | Note/ Test Condition | ||
| min. | typ. | max. | ||||
| Voltage on I/O pins relative to VSS | VIN , VOUT | -0.5 | - | VDDQ+0.5 |
V | - |
| Voltage on inputs relative to VSS | VIN | -1 | - | +3.6 | V | - |
| Voltage on VDD supply relative to VSS | VDD | -1 | - | +3.6 | V | - |
| Voltage on VDDQ supply relative to VSS | VDDQ | -1 | - | +3.6 | V | - |
| Operating temperature (ambient) | TA | 0 | - | +70 | - | |
| Storage temperature (plastic) | TSTG | -55 | - | +150 | - | |
| Power dissipation (per SDRAM component) | PD | - | 1.5 | - | W | - |
| Short circuit output current | IOUT | - | 50 | - | mA | - |
Attention:Permanent damage to the device may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only, and functional operation should be restricted to recommended operation conditions. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability and exceeding only one of the values may cause irreversible damage to the integrated circuit.
HYB25D256160T Features
* Double data rate architecture: two data transfers per clock cycle.
* Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver.
* DQS is edge-aligned with data for reads and is center-aligned with data for writes
* Differential clock inputs (CK and CK)
* Four internal banks for concurrent operation
* Data mask (DM) for write data
* DLL aligns DQ and DQS transitions with CK transitions
* Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
* Burst Lengths: 2, 4, or 8
* CAS Latency: 2, 2.5, 3
* Auto Precharge option for each burst access
* Auto Refresh and Self Refresh Modes
*7.8 s Maximum Average Periodic Refresh Interval (8K refresh)
* 2.5V (SSTL_2 compatible) I/O
* VDDQ = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDDQ = 2.6 V ± 0.1 V (DDR400)
* VDD = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDD = 2.6 V ± 0.1 V (DDR400)
* P-TSOPII-66-1 package
* P-TFBGA-60-2 package with 3 depopulated rows (12 mm * 8 mm2 ).
* Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver.
* DQS is edge-aligned with data for reads and is center-aligned with data for writes
* Differential clock inputs (CK and CK)
* Four internal banks for concurrent operation
* Data mask (DM) for write data
* DLL aligns DQ and DQS transitions with CK transitions
* Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
* Burst Lengths: 2, 4, or 8
* CAS Latency: 2, 2.5, 3
* Auto Precharge option for each burst access
* Auto Refresh and Self Refresh Modes
*7.8 s Maximum Average Periodic Refresh Interval (8K refresh)
* 2.5V (SSTL_2 compatible) I/O
* VDDQ = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDDQ = 2.6 V ± 0.1 V (DDR400)
* VDD = 2.5 V ± 0.2 V (DDR200, DDR266, DDR333); VDD = 2.6 V ± 0.1 V (DDR400)
* P-TSOPII-66-1 package
* P-TFBGA-60-2 package with 3 depopulated rows (12 mm * 8 mm2 ).
HYB25D256160T Connection Diagram
HYB25D256160TC-37
PDF/DataSheet Download
- Datasheet: HYB25D256160TC-37
- File Size: 2199842 KB
- Manufacturer: INFINEON [Infineon Technologies AG]
- Click here to Download
- ·HYB 3117805BJ-50
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3117805BJ-60
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3117805BJ-70
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3164160T-50
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3164160T-60
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3165160T-50
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3165160T-60
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 39S512160AT-7
- 512-Mbit Synchronous DRAM
- 735429 KB
HYB25D256160T Relative Products
HYB25D256160CT-6
HYB25D256160CT-5
HYB25D256160CF-6
HYB25D256160CF-5
IC DDR SDRAM 256MB 60-TFBGA
HYB25D256160CE-6
HYB25D256160CE-5
Hotspot Suppliers Product
IRF330
Price: 0.1-0.2 USD
power MOSFET, DIP, 5.5A
MC9S08AC32CFGE
Price: 1.4-1.8 USD
Microcontroller, 8BIT, 32K, 44-LQFP, –0.3V to +5.8V, ±25mA
HEF4051BT
Price: 0.15-1.2 USD
8-channel, analogue multiplexer/demultiplexer, SOIC-16
7MBP75RA120
Price: 10-25 USD
module, 1200V, 75A IGBT-IPM, 1200V, High performance, high reliability IGBT, 15mA Alarm signal cur...
BCM5714CKPB
Price: 10-13.5 USD
laptop chipset, BGA, 2.7 V to 5.5 V, BCM5714CKPB
HD6473308CP10
Price: 15-30 USD
16-Bit with A-D Converter, 15-Bytes Dual Port RAM, PLCC, 10MHz, 84-pins, 8 addressing modes
LP3878MR-ADJ
Price: 0.25-0.35 USD
800 mA, adjustable output voltage regulator, 1.0V to 5.5V, 8 Lead PSOP
ADSP-2100A
Price: 100-110 USD
single-chip micro- computer, PGA, –0.3 V to +7 V, 40 ns, ADSP-2100A, Analog Devices
MC74HC74AD
Price: 0.1-0.2 USD
Silicon–Gate CMOS, sop, -0.5 to + 7.0 V, High Noise Immunity, ±20 mA
CC1020RUZR
Price: 2.3-3.5 USD
true single-chip UHF transceiver, -0.3 to 5.0 V, QFN, Low current consumption
UPD703281GC-107-8EA
Price: 5.85-6.85 USD
IC UPD703281GC-107-8EA QFP
IXP450 218S4PASA13G
Price: 1-2 USD
BGA, product line, network processor, I2C Interface, 66 MHz, Two UARTs, 3.6 V
