Features: * 24 LVCMOS outputs, 7 typical output impedance* 2 selectable differential clock input pairs for redundant clockapplications* CLKx, nCLKx pair can accept the following differential inputlevels: LVDS, LVPECL, LVHSTL, SSTL, HCSL* Maximum output frequency up to 100MHz* Translates any single...
ICS8344I: Features: * 24 LVCMOS outputs, 7 typical output impedance* 2 selectable differential clock input pairs for redundant clockapplications* CLKx, nCLKx pair can accept the following differential inputle...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Accepts various HD and SD references including hsync,transport and pixel clock r...

The ICS8344I is a low voltage, low skew fanout buffer and a member of the HiPerClockS(TM) family of High Perfor mance Clock Solutions from ICS. The ICS8344I has two selectable clock in- puts. The CLK0, nCLK0 and CLK1, nCLK1 pairs can accept most standard differential input levels. The ICS8344I is designed to translate any differential signal levels to LVCMOS levels. The low impedance LVCMOS outputs are designed to drive 50? series or parallel termi nated transmission lines. The effective fanout can be increased to 48 by utilizing the ability of the outputs to drive two series terminated lines. Redundant clock applications can make use of the dual clock input. The dual clock inputs also facilitate board level testing. ICS8344I is characterized at full 3.3V, full 2.5V and mixed 3.3V input and 2.5V output operating supply modes.
Guaranteed output and part-to-part skew characteristics make the ICS8344I ideal for those clock distribution applications demanding well defined performance and repeatability.