Position: Home > Datasheet list > ICS Series > Index I > ICSSSTUBF32866A
Electronica China

Purchase ICSSSTUBF32866A, In-stock ICSSSTUBF32866A From SeekIC.

 

ICSSSTUBF32866A Product Image

ICS Series Datasheet download

Five Points

Part Number: ICSSSTUBF32866A

 

 

 

 

Description: This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operat...


Urgent Purchase

ICSSSTUBF32866A General Description


This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.

All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUBF32866A operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high, and CK going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

ICSSSTUBF32866A Maximum Ratings

Storage Temperature . . . . . . . . . . . . 65 to +150
Supply Voltage . . . . . . . . . . . . . . . . . .. . .-0.5V to 2.5V
Input Voltage1,2 . . . . . . . . . . . . . . . . .. -0.5V to +2.5V
Output Voltage1,2 . . . . . . . . . .  .  -0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . .  .. ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . .  . . ±50mA
Continuous Output Current. . . . . . . . . . . . . . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . . . ±100mA
Package Thermal Impedance3 . . . . . . . . . . . . . .. 36

Notes:
1. The input and output negative voltageratings may be excluded if the input and output clamp ratings are observed.
2. This value is limited to 2.5V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

ICSSSTUBF32866A Features

• 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality
• Supports SSTL_18 JEDEC specification on data inputs and outputs
• Supports LVCMOS switching levels on CSR and RESET inputs
• Low voltage operation VDD = 1.7V to 1.9V
• Available in 96 BGA package
• Drop-in replacement for ICSSSTUA32864
• Green packages available

ICSSSTUBF32866A Typical Application

• DDR2 Memory Modules
• Provides complete DDR DIMM solution with ICS97ULP877
• Ideal for DDR2 667, and 800

ICSSSTUBF32866A Connection Diagram

ICSSSTUBF32866A Connection Diagram

ICSSSTUBF32866A datasheet

ICS1493-17
PDF/DataSheet Download

Find ICSSSTUBF32866A Suppliers

  • ·ICS1493K-17LF
  • ICST [Integrated Circuit Systems] 
  • Clock Synthesizer for Portable Systems 
  • 244214 KB
  • ICS1493K-17LF Datasheet Download
  • ·ICS1493K-17LFT
  • ICST [Integrated Circuit Systems] 
  • Clock Synthesizer for Portable Systems 
  • 244214 KB
  • ICS1493K-17LFT Datasheet Download
  • ·ICS1522
  • ICST [Integrated Circuit Systems] 
  • User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator 
  • 374842 KB
  • ICS1522 Datasheet Download
  • ·ICS1522M
  • ICST [Integrated Circuit Systems] 
  • User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator 
  • 374842 KB
  • ICS1522M Datasheet Download
  • ·ICS1523
  • ICST [Integrated Circuit Systems] 
  • High-Performance Programmable Line-Locked Clock Generator 
  • 1246092 KB
  • ICS1523 Datasheet Download
  • ·ICS1523M
  • ICST [Integrated Circuit Systems] 
  • High-Performance Programmable Line-Locked Clock Generator 
  • 1246092 KB
  • ICS1523M Datasheet Download
  • ·ICS1524
  • ICST [Integrated Circuit Systems] 
  • Dual Output Phase Controlled SSTL-3/PECL Clock Generator 
  • 403924 KB
  • ICS1524 Datasheet Download
  • ·ICS1524M
  • ICST [Integrated Circuit Systems] 
  • Dual Output Phase Controlled SSTL-3/PECL Clock Generator 
  • 403924 KB
  • ICS1524M Datasheet Download

Related Part Number

ICSSSTUBF32866A Relative Products

  • ICSSSTUB32872A

    ICSSSTUB32872A

    This 28-bit 1:1 registered buffer with parity is designed for 1.7V to 1.9V VDD operation.All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized ...

  • ICSSSTUB32871A

    ICSSSTUB32871A

    This 27-bit 1:1 registered buffer of the ICSSSTUB32871A with parity is designed for 1.7V to 1.9V VDD operation.All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers tha...

  • ICSSSTUB32866B

    ICSSSTUB32866B

    This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUB32866Bis designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V...

  • ICSSSTUB32864A

    ICSSSTUB32864A

    This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUB32864Ais designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V...

  • ICSSSTUAH32868A

    ICSSSTUAH32868A

    This 28-bit 1:2 configurable registered buffer of the ICSSSTUAH32868Ais designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs,...

  • ICSSSTUAF32869A

    ICSSSTUAF32869A

    The ICSSSTUAF32869A is 14-bit 1:2 registered buffer with parity, designed for 1.7 V to 1.9 V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers optimiz...

Hotspot Suppliers Product

Product List

  • Models: HK1215-7EQ Price: 2.68-2.7 USD

    HK1215-7EQ

    Price: 2.68-2.7 USD

    HK1215-7EQ, DIP, BEI JING MISSION HONGKONG TECHNOLOGY

  • Models: HFBR-1528Z Price: 0.1-10 USD

    HFBR-1528Z

    Price: 0.1-10 USD

    XMITTER FIBER OPTIC, 600NM, 10MBD, fiber-optic transmitter and receiver, LED in a low cost plastic...

  • Models: BD6232HFP-TR Price: 2-5 USD

    BD6232HFP-TR

    Price: 2-5 USD

    silicon monolithic integrated circuit, HRP7, 36V, 2.0*1 A, 1.4*2 W, PWM control signal input

  • Models: EP910DC-35 Price: 8.8-10.8 USD

    EP910DC-35

    Price: 8.8-10.8 USD

    EPLD, CDIP40, –175 to 175 mA, –2.0 to 7.0V, high-speed, low-power logic integration

  • Models: QM20DX-H Price: 10-35 USD

    QM20DX-H

    Price: 10-35 USD

    insulated type, MITSUBISHI transistor module, 20A, 600V, hFE DC current gain 75

  • Models: BTA41-600B Price: 1-1.3 USD

    BTA41-600B

    Price: 1-1.3 USD

    IT(RMS) 40A, TO3P, IGT(Q1) 50mA, standard TRIAC, on-stage current 40A, VDRM 600, VRRM 800V

  • Models: MACH110-15JC Price: 1-10 USD

    MACH110-15JC

    Price: 1-10 USD

    EE CMOS Programmable Logic, PLCC-44, -0.5V to +7.0V, 200 mA

  • Models: BQ2201SN Price: 1-4 USD

    BQ2201SN

    Price: 1-4 USD

    SOP8, CMOS, SRAM Nonvolatile Controller, Write-protect control, 3-volt, 200 mA

  • Models: 30403 Price: 2-3 USD

    30403

    Price: 2-3 USD

    30403, QFP, Bosch Group

  • Models: EPM240T100C5N Price: 1.6-2.8 USD

    EPM240T100C5N

    Price: 1.6-2.8 USD

    CPLD, QFP, –0.5 to 4.6 V

  • Models: LB070WV4-TD02 Price: 1-2 USD

    LB070WV4-TD02

    Price: 1-2 USD

    LB070WV4-TD02 LG 7.0' LCD

  • Models: MC145027P Price: 0.1-100 USD

    MC145027P

    Price: 0.1-100 USD

    encoder/decoder pair, DIP16, – 0.5 to + 18 V, Very-Low Standby Current

Map list:   ABCDEFGHIJKLMNOPQRSTUVWXYZ    0123456789All