Purchase ICSSSTUF32864A, In-stock ICSSSTUF32864A From SeekIC.
Part Number: ICSSSTUF32864A
Description: This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.All c...
- Table of contents:
ICSSSTUF32864A
-
Suppliers
DataSheet
General Description
ICSSSTUF32864A General Description
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUF32864A operates from a differential clock (CK and CK#). Data are registered at the crossing of CK going high, and CK# going low.
The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configurati (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).
The device supports low-power standby operation. When the reset input (RST#) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RST# is low all registers are reset, and all outputs are forced low. The LVCMOS RST# and Cn inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied,RST# must be held in the low state during power up.
In the DDR-II RDIMM application, RST# is specified to be completely asynchronous with respect to CK and CK#. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers.As long as the data inputs are low, and the clock is stable during the time from the low-to high transition of RST# until the input receivers are fully enabled, the design of the ICSSSTUF32864A must ensure that the outputs will remain low, thus ensuring no glitches on the output.
The device monitors both DCS# and CSR# inputs and will gate the Qn outputs from changing states when both DCS# and CSR# inputs are high. If either DCS# or CSR# input is low, the Qn outputs will function normally. The RST input has priority over the DCS# and CSR# control and will force the outputs low. If the DCS#-control functionality is not
desired, then the CSR# input can be hardwired to ground, in which case, the setup-time requirement for DCS# would
be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).
ICSSSTUF32864A Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 2.5V
Input Voltage1,2 . . . . . . . . . . . . . . . .. . . . . . . -0.5V to +2.5V
Output Voltage1,2 . . . . . . . . . . . . . . . . -0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . .......... . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . ........... ±50mA
Continuous Output Current . . . . . . . . . . . . ........... . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . ............. . ±100mA
Package Thermal Impedance3 . . . . . . . . . . .......... . . . . 36°C
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 2.5V
Input Voltage1,2 . . . . . . . . . . . . . . . .. . . . . . . -0.5V to +2.5V
Output Voltage1,2 . . . . . . . . . . . . . . . . -0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . .......... . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . ........... ±50mA
Continuous Output Current . . . . . . . . . . . . ........... . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . ............. . ±100mA
Package Thermal Impedance3 . . . . . . . . . . .......... . . . . 36°C
ICSSSTUF32864A Features
• 25-bit 1:1 or 14-bit 1:2 configurable registered buffer
• Supports SSTL_18 JEDEC specification on data inputs and outputs
• Supports LVCMOS switching levels on C0, C1 and RESET# inputs
• Low voltage operation VDD = 1.7V to 1.9V
• Available in 96 BGA package
• Drop-in replacement for ICSSSTUF32866
• Green packages available
• Supports SSTL_18 JEDEC specification on data inputs and outputs
• Supports LVCMOS switching levels on C0, C1 and RESET# inputs
• Low voltage operation VDD = 1.7V to 1.9V
• Available in 96 BGA package
• Drop-in replacement for ICSSSTUF32866
• Green packages available
ICSSSTUF32864A Typical Application
• DDR2 Memory Modules
• Provides complete DDR DIMM solution with ICS97U877
• Ideal for DDR2 400, 533 and 667
• Provides complete DDR DIMM solution with ICS97U877
• Ideal for DDR2 400, 533 and 667
ICSSSTUF32864AYHLF-T
PDF/DataSheet Download
- Datasheet: ICSSSTUF32864AYHLF-T
- File Size: 114294 KB
- Manufacturer: ICST [Integrated Circuit Systems]
- Click here to Download
- ·ICS1493-17
- ICST
- 252572 KB
- ·ICS1493K-17LF
- ICST [Integrated Circuit Systems]
- Clock Synthesizer for Portable Systems
- 244214 KB
- ·ICS1493K-17LFT
- ICST [Integrated Circuit Systems]
- Clock Synthesizer for Portable Systems
- 244214 KB
- ·ICS1522
- ICST [Integrated Circuit Systems]
- User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator
- 374842 KB
- ·ICS1522M
- ICST [Integrated Circuit Systems]
- User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator
- 374842 KB
- ·ICS1523
- ICST [Integrated Circuit Systems]
- High-Performance Programmable Line-Locked Clock Generator
- 1246092 KB
- ·ICS1523M
- ICST [Integrated Circuit Systems]
- High-Performance Programmable Line-Locked Clock Generator
- 1246092 KB
- ·ICS1524
- ICST [Integrated Circuit Systems]
- Dual Output Phase Controlled SSTL-3/PECL Clock Generator
- 403924 KB
ICSSSTUF32864A Relative Products
ICSSSTUBF32866A
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUBF32866Ais designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8...
ICSSSTUB32872A
This 28-bit 1:1 registered buffer with parity is designed for 1.7V to 1.9V VDD operation.All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers that have been optimized ...
ICSSSTUB32871A
This 27-bit 1:1 registered buffer of the ICSSSTUB32871A with parity is designed for 1.7V to 1.9V VDD operation.All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8 V CMOS drivers tha...
ICSSSTUB32866B
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUB32866Bis designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V...
ICSSSTUB32864A
This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer of the ICSSSTUB32864Ais designed for 1.7-V to 1.9-V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V...
ICSSSTUAH32868A
This 28-bit 1:2 configurable registered buffer of the ICSSSTUAH32868Ais designed for 1.7V to 1.9V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs,...
Hotspot Suppliers Product
ATMEGA32A-AU
Price: 3.8-4.5 USD
MCU AVR 32K FLASH 16MHZ 44-TQFP - ATMEGA32A-AU
TLP521-4
Price: 0.4-0.6 USD
photo-transistor, sixteen plastic DIP, infrared emitting diode
ADSP-21065LKSZ-264
Price: 10-30 USD
32-bit, processor, SRAM Memory
BSM25GP120
Price: 73-79 USD
Technical Information, IGBT-Modules, eupec GmbH, 1600V, 40A
INA2141U
Price: 1-4 USD
dual instrumentation amplifier, ±18V, SOP16, ±40V, 50μV max, battery operated systems
XC9572XL-10VQG64C
Price: 1-10000000 USD
High Performance CPLD, QFP64 , 3.3V or 2.5V output capability, 178 MHz System frequency
BAT18
Price: 0.065-0.1 USD
planar high performance band-switching diode, SOT-23, 35V, 100mA, 0.7Ω
HB2E-DC24V
Price: 5-8 USD
relay, 16 pin, DIP, DC24V
TMS320F2812PGFQ
Price: 0.1-0.1 USD
Digital signal processors, LQFP-176, Three 32-Bit CPU-Timers, 150 MHz, Low-Power, Atomic Operations
CC2500RTKR
Price: 0.01-10 USD
2.4 GHz, transceiver, QFN20
SB1060CT
Price: 0.17-0.18 USD
schottky barrier rectifier, TO-220AB, Low forward voltage, high current capability, 10A
QM100HY-H
Price: 10-25 USD
Mitsubishi transistor module, 100A Collector current, 600V Collector-emitter voltage
