Features: 256 x 8-bit organization array (IDT72V10081)512 x 8-bit organization array (IDT72V11081)1,024 x 8-bit organization array (IDT72V12081)2,048 x 8-bit organization array (IDT72V13081)4,096 x 8-bit organization array (IDT72V14081)15 ns read/write cycle time5V input tolerantIndependent Read a...
IDT72V13081: Features: 256 x 8-bit organization array (IDT72V10081)512 x 8-bit organization array (IDT72V11081)1,024 x 8-bit organization array (IDT72V12081)2,048 x 8-bit organization array (IDT72V13081)4,096 x ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Symbol | Rating | Industrial | Unit |
VTERM(2) | Terminal Voltage with Respect to GND |
0.5 to +5 | V |
TSTG | Storage Temperature | 55 to +125 | °C |
IOUT | DC Output Current | 50 to +50 | mA |
The IDT72V13081 devices are low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 256, 512, 1,024, 2,048 and 4,096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics and interprocessor communication.
These FIFOs of the IDT72V13081 have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK) and Write Enable pin (WEN). Data is written into the Multimedia FIFO on every rising clock edge when the Write Enable pin is asserted. The output port is controlled by another clock pin (RCLK) and Read Enable pin (REN). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (OE) is provided on the read port for three-state control of the output.
The Multimedia FIFOs of the IDT72V13081 have two fixed flags, Empty (EF) and Full (FF). These FIFOs are fabricated using IDT's submicron CMOS technology.