IDT72V821 suppliers, IDT72V821 price trend, IDT72V821 PDF download, circuit diagram from SeekIC

Position: Home > Datasheet list > IDT Series > Index I > IDT72V821

Table of contents:
IDT72V821
Suppliers
DataSheet
General Description

Purchase IDT72V821, In-stock IDT72V821 From SeekIC.

MFG:IDT Package Cooled:QFP D/C:08+

IDT Series Datasheet download

Five Points

Part Number: IDT72V821

MFG: IDT

Package Cooled: QFP

D/C: 08+

Description: The IDT72V801/72V811/72V821/72V831/72V841/72V851/72V851 are dual synchronous (clocked) FIFOs. The device is functionall...

IDT72V821 General Description

The IDT72V801/72V811/72V821/72V831/72V841/72V851/72V851 are dual synchronous (clocked) FIFOs. The device is functionally equivalent two IDT72V201/72V211/72V221/72V231/72V241/72V251 FIFOs in a single package with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the IDT72V80/72V811/72V821/ 72V831/ 72V841/72V851 has a 9-bit input data port (DA0 - DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock (WCLKA, WCLKB), and two Write Enable pins ( WENA1, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the Write Clock (WCLKA, WCLKB) when the appropriate Write Enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin RCLKA, RCLKB) and two Read Enable pins ( RENA1, RENA2, RENB1, RENB2). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An Output Enable pin ( OEA , OEB ) is provided on the read port of each FIFO for three-state output control.

Each of the two FIFOs has two fixed flags, Empty ( EFA , EFB ) and Full ( FFA , FFB ). Two programmable flags, Almost-Empty ( PAEA , PAEB ) and Almost-Full PAFA , PAFB ), are provided for each FIFO bank to improve memory utilization. not programmed, the programmable flags default to Empty+7 for PAEA and PAEB , and Full-7 for PAFA and PAFB .

The IDT72V801/72V811/72V821/72V831/72V841/72V851 architecture lends itself to many flexible configurations such as:
• 2-level priority data buffering
• Bidirectional operation
• Width expansion
• Depth expansion

This FIFO is fabricated using IDT's high-performance submicron CMOS technology.

IDT72V821 Maximum Ratings

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	0.5 to +5	V
TSTG	Storage Temperature	55 to +125	°C
IOUT	DC Output Current	50 to +50	mA

IDT72V821 Features

• The IDT72V801 is equivalent to two IDT72V201 256 x 9 FIFOs
• The IDT72V811 is equivalent to two IDT72V211 512 x 9 FIFOs
• The IDT72V821 is equivalent to two IDT72V221 1,024 x 9 FIFOs
• The IDT72V831 is equivalent to two IDT72V231 2,048 x 9 FIFOs
• The IDT72V841 is equivalent to two IDT72V241 4,096 x 9 FIFOs
• The IDT72V851 is equivalent to two IDT72V251 8,192 x 9 FIFOs
• Offers optimal combination of large capacity, high speed,
design flexibility and small footprint
• Ideal for prioritization, bidirectional, and width expansion applications
• 10 ns read/write cycle time
• 5V input tolerant
• Separate control lines and data lines for each FIFO
• Separate Empty, Full, programmable Almost-Empty and
Almost-Full flags for each FIFO
• Enable puts output data lines in high-impedance state
• Space-saving 64-pin plastic Thin Quad Flat Pack (TQFP/ STQFP)
• Industrial temperature range (40°C to +85°C) is available

IDT72V821 Connection Diagram

IDT72V821 datasheet

IDT72V821
PDF/DataSheet Download

Datasheet: IDT72V821
File Size: 154283 KB
Manufacturer: IDT [Integrated Device Technology]
Click here to Download

·IDT 79R3081
IDT
RISController?
914564 KB
·IDT 79R3081E
IDT
RISController?
914564 KB
·IDT 79RV3081
IDT
RISController?
914564 KB
·IDT 79RV3081E
IDT
RISController?
914564 KB
·IDT RC5000
IDT
MULTI-ISSUE 64-BIT MICROPROCESSOR
470729 KB
·IDT2305
IDT [Integrated Device Technology]
3.3V ZERO DELAY CLOCK BUFFER
135648 KB
·IDT2305-1
IDT [Integrated Device Technology]
3.3V ZERO DELAY CLOCK BUFFER
135648 KB
·IDT2305-1DC
IDT [Integrated Device Technology]
3.3V ZERO DELAY CLOCK BUFFER
135648 KB

Related Part Number

IDT72V821 Relative Products

IDT72V82
The IDT72V82 are dual-FIFO memories that load and empty data on a first-in/first-out basis. These devices are functional and compatible to two IDT72V01/72V02/72V03/72V04/72V05 FIFOs in a single package with all associated control, data, and flag lines assign...
IDT72V81L20PA8
IC ASYNCFIFO 512X9X2 56-TSSOP
IDT72V81L20PA
IC ASYNCFIFO 512X9X2 56-TSSOP
IDT72V81L15PAG8
IC ASYNCFIFO 512X9X2 56-TSSOP
IDT72V81L15PAG
IC ASYNCFIFO 512X9X2 56-TSSOP
IDT72V81L15PA8
IC ASYNCFIFO 512X9X2 56-TSSOP

Hotspot Suppliers Product

Product List

LPC2368FBD100
Price: 7-7.5 USD
Single-chip microcontroller, 16-bit/32-bit, real-time emulation
TLP281-4
Price: 0.6-1.5 USD
very small and thin photocoupler, quad transout, 50 mA, coupler, 16-SOP, 80V
SP3485
Price: 0.1-1 USD
half-duplex transceiver, PDIP, +5.0V
XC95216-15PQG160C
Price: 4-4.5 USD
160PQFP, in-system programmable CPLD , 10 ns, 111 MHz, 5 V, Extended pattern security
XC3S400-4PQ208C
Price: 46-67 USD
QFP144, –0.5 to 1.32 V, Eight global clock lines, abundant routing, Digital Clock Manager, Field-P...
HCPL-0630-500E
Price: 3-6 USD
8-SOIC, optically coupled gate, 7V, High speed, LSTTL/TTL compatible, Low input current capability
AV100-750
Price: 220-230 USD
Voltage Transducer, ±12 to 24V, primary resistor
MD2202-D16-P
Price: 12-13 USD
Disk OnChip 2000, DIP, Low power consumption, 16MB to 576MB, Boot OS capability, 8KB sized memory ...
LC371000SP-J38
Price: 2.25-3 USD
LC371000SP-J38, DIP28, Sanyo Semicon Device
STP411G-320E
Price: 75-78 USD
STP411G-320E, Seiko Instruments Inc, DIP, Printers
MC146805E2CP
Price: 6.6-9.8 USD
MPU, DIP, 35mW
DS1602S
Price: 3.2-3.5 USD
time counter, SOP, –0.3V to +7.0V

Map list: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9 All