Features: • Power management control suitable for notebook applications• One high precision PLL for CPU, SSC and N programming• One high precision PLL for SRC/PCI, supports 100MHz output frequency, SSC and N programming• One high precision PLL for LVDS. Supports 100/96MHz o...
IDTCV125: Features: • Power management control suitable for notebook applications• One high precision PLL for CPU, SSC and N programming• One high precision PLL for SRC/PCI, supports 100MHz ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

| Symbol | Description | Min | Max | UNIT |
| VDDA | 3.3V Core Supply Voltage | 4.6 | V | |
| VDDIN | 3.3V Logic Input Supply Voltage | GND - 0.5 | 4.6 | V |
| TSTG | Storage Temperature | -65 | +150 | |
| TAMBIENT | Ambient Operating Temperature | 0 | +70 | |
| TCASE | Case Temperature | +115 | ||
| ESD Prot | Input ESD Protection Human Body Model |
2000 | V |
IDTCV125 is a 56 pin clock device, incorporating both Intel CK410M and CKSSCD requirements, for Intel advance P4 processors. The CPU output buffer is designed to support up to 400MHz processor. This chip of IDTCV125 has four PLLs inside for CPU, SRC/PCI, LVDS, and 48MHz/DOT96 IO clocks. IDTCV125 also implements Band-gap referenced IREF to reduce the impact of VDD variation on differential outputs, which can provide more robust system performance. Static PLL frequency divide error can be as low as 36 ppm, worse case 114 ppm, providing high accuracy output clock. Each CPU/SRC/LVDS has IDTCV125 own Spread Spectrum selection.