Features: • High-speed access time: - 8, 10, and 12 ns• CMOS low power operation• Low stand-by power: - Less than 5 mA (typ.) CMOS stand-by• TTL compatible interface levels• Single 3.3V power supply• Fully static operation: no clock or refresh required• Th...
IS61LV51216: Features: • High-speed access time: - 8, 10, and 12 ns• CMOS low power operation• Low stand-by power: - Less than 5 mA (typ.) CMOS stand-by• TTL compatible interface levels...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Internal self-timed write cycle• Individual Byte Write Control and Global ...
Features: • Internal self-timed write cycle• Individual Byte Write Control and Global ...
Features: • Internal self-timed write cycle• Individual Byte Write Control and Global ...
Symbol |
Parameter |
Rating |
Unit |
VTERM |
Terminal Voltage with Respect to GND |
0.5 to VDD+0.5 |
V |
VDD |
VDD Related to GND |
0.3 to +4.0 |
V |
TSTG |
Storage Temperature |
65 to +150 |
ºC |
PT |
Power Dissipation |
1.0 |
W |
Note:
Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
The ISSI IS61LV51216 is a high-speed, 8M-bit static RAM organized as 525,288 words by 16 bits. It is fabricated using
ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques,yields high-performance and low power consumption devices.
When CE is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable and Output Enable inputs, CE and OE. The active LOW Write Enable (WE) controls both writing and reading of the memory. A data byte allows Upper Byte (UB) and Lower Byte (LB) access.
The IS61LV51216 is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (9mm x 11mm).