ISB35000

Features: · 0.5 micron triple layer metal HCMOS process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide.· 3.3 V optimized transistor with 5 V I/O interface · 2 - input NAND delay of 0.210 ns (typ) with fanout = 2.· Broad I/O func...

product image

ISB35000 Picture
SeekIC No. : 004379351 Detail

ISB35000: Features: · 0.5 micron triple layer metal HCMOS process featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide.· 3.3 V optimized transis...

floor Price/Ceiling Price

Part Number:
ISB35000
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

· 0.5 micron triple layer metal HCMOS process  featuring retrograde well technology, low resistance salicided active areas, polysilicide gates and thin metal oxide.
· 3.3 V optimized transistor with 5 V I/O interface
· 2 - input NAND delay of 0.210 ns (typ) with fanout = 2.
· Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS.
· High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching.
· Metallised generators to support SPRAM and DPRAM, plus an extensive embedded function library.
· Combines Standard Cell Features with Sea of Gates time to market.

·Fully independent power and ground configurations for inputs, core and outputs.
· Programmable I/O ring capability up to 1000 pads.
· Output buffers capable of driving ISA, EISA, PCI, MCA, and SCSI interface levels.
· Active pull up and pull down devices.
· Buskeeper I/O functions.
· Oscillators for wide frequency spectrum.
· Broad range of 400 SSI cells.
· 300 element macrofunction library.
· Design For Test includes LSSD macro library option and IEEE 1149.1 JTAG Boundary Scan architecture built in.
· Cadence and Mentor based design system with interfaces from multiple workstations.
· Broad ceramic and plastic package range.
· Latchup trigger current +/- 500 mA.
  ESD protection +/- 4000 volts.



Specifications

SupplyVoltage,Vdd -0.5 V to +6.0 V
Input or Output Voltage -0.5 V to (Vdd + 0.5V)
DC Forward Bias Current, Input or Output -24mA source, +24mA sink
Storage Temperature Ceramic -65 to 150 degrees Centigrade
Storage Temperature Plastic -40 to 125 degrees Centigrade

Note 1. Referenced to Vss. Stresses above those listed under "absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the device reliability.



Description

The ISB35000 array series uses a high performance, low voltage, triple level metal, HCMOS 0.5 micron process to achieve sub-nanosecond internal speeds while offering very low power dissipation and high noise immunity. The potential total gate count ranges above 1 million equivalent usable gates. The array operates over a Vdd voltage range of 2.7 to 3.6 volts.

The I/O count for this array family ranges to over 600 signals and 1000 pins dependent upon the package technology utilized. A Sea of I/O approach has been followed to give a solution to today's problems of drive levels and specialized interface standards. The array does not utilize a set bond pad spacing but allows for pad spacings from 80 microns upwards.

The I/O can be configured for circuits ranging from low voltage CMOS and TTL to 200 mHz plus low swing differential circuits. Standards like GTL, SCSI-2, 3.3 Volt PCI, CTI, and a limited set of 5.0 Volt interfaces are currently being addressed. A specialized set of impedance matched transmission line driver LVTTL type circuits are also available with 25, 35, 45, and 55 Ohm output impedance. These buffers sacrifice direct current capabilities for matching positive and negative voltage  and current waveforms.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Cables, Wires - Management
Isolators
Optoelectronics
Tapes, Adhesives
803
View more