Purchase ISL35822, In-stock ISL35822 From SeekIC.
Part Number: ISL35822
Description: The ISL35822 is a fully integrated octal 2.488Gbps to 3.1875Gbps Clock and Data Recovery (CDR) circuit and Retimer idea...
- Table of contents:
ISL35822
-
Suppliers
DataSheet
General Description
ISL35822 General Description
The ISL35822 is a fully integrated octal 2.488Gbps to 3.1875Gbps Clock and Data Recovery (CDR) circuit and Retimer ideal for high bandwidth serial electrical or optical communications systems. It extracts timing information and data from serial inputs at 2.488Gbps to 3.1875Gbps, covering 10 Gigabit Fiber Channel (10GFC) and IEEE 802.3 specified 10 Gigabit Ethernet eXtended Attachment Unit Interface (XAUI) rates.
Each ISL35822 accepts two sets of four high-speed differential serial signals, re-times them with a local Reference Clock, reduces jitter, and delivers eight clean high-speed signals. The ISL35822 provides a full-function XAUI-to-10GBASE-CX4 PMA/PMD (compatible with the IEEE 802.3ak specification), and also can be configured to provide the electrical portion of a XAUI-to-10GBASE-LX4 PMA/PMD, needing only laser drivers and photo detectors to be added. In both these applications, the XAUI side can be configured to implement the XENPAK MSA_R3.0 specification, including full NVR and DOM support. The XPAK and X2 specifications currently all reference the XENPAK specification, and are supported in exactly the same manner. The ISL35822 can also be used to enhance a single full-duplex 10 Gigabit XAUI link, extending the driving distance of the high-speed (2.488Gbps to 3.1875Gbps) differential traces to 40 inches of FR4 PCB (assuming a proper impedance-controlled layout).
Each lane can operate independently with a data transfer rate of within ±100ppm of either 20x or 10x the local Reference Clock. The reference clock should be 156.25MHz for 10 Gigabit Ethernet XAUI applications, and 159.375MHz for 10 Gigabit Fiber Channel. Other reference frequencies can be used for proprietary rates. For other applications, each of the 8 lanes can be operated independently, within the same data rate and clock restrictions.
The ISL35822 contains eight clock & data recovery units, 8B/10B decoders and encoders, and elastic buffers which provide the user with a simple interface for transferring data serially and recovering it on the receive side. When recovering an 8B/10B stream, a receive FIFO aligns all incoming serial data to the local reference clock domain, adding or removing IDLE sequences as required. This simplifies implementation of an upstream ASIC by removing the requirement to deal with multiple clock domains. The Retimer can also be configured to operate as eight nonencoded 10-bit Retimers. Allowing long strings of consecutive 1's or 0's (up to 512 bits), the ISL35822 has the capacity to accommodate proprietary encoded data links at any data rate between 2.488Gbps and 3.1875Gbps (and for half rate operation from 1.244Gbps to 1.59375Gbps).
The device configuration can be done through the use of the two line Management Data Input/Output (MDIO) Interface specified in IEEE 802.3 Clause 45. The ISL35822 supports a 5-bit Port Address, and DEVice ADdresses (DEVAD) 1, 3 & 4. The initial values of the registers default to values controlled, where appropriate, by external configuration pins, and set to optimize the initial configuration for XAUI, CX4, and XENPAK/XPAK/X2 use. Optionally, the ISL35822 configuration can be loaded at power-on or reset from the NVR EEPROM or DOM used for the XENPAK/XPAK/X2 registers.
A full suite of loopback configurations is provided, including the (802.3ae required) XAUI-transmit to XAUI-receive loopback, and also the (802.3ae optional) PHY XGXS loopback (effectively CX4/LX4-receive to CX4/LX4 transmit). Lane-by-lane diagnostic loopback is available through vendor-specific MDIO registers.
The ISL35822 is a version of the BBT3821 for operation as a lower-power LX4 device. Power consumption can be reduced further at lowered supply voltages.
ISL35822 Maximum Ratings
| SYMBOL | PARAMETER | MIN | MAX | UNITS |
| VDDPR | 2.5V Protection Power Supply Voltage | -0.5, VDD - 0.5 | 2.6, VDD + 2.0 | V |
| VDDA, VDD, VDDAC, VDDAV | All Other Power Supply Voltages | -0.5 | 1.65 | V |
| VINCML | CML DC Input Voltage | -0.5 | VDD + 0.5 | V |
| IOUTCML | CML Output Current | - 50 | +50 | mA |
| VINCMS1 | 1.2V CMOS Input Voltage | -0.5 | VDD + 0.5 | V |
| VINCMS2 | 1.5V CMOS Input Voltage | -0.5 | VDD + 0.5 | V |
| VINCMS3 | 2.5V Tolerant CMOS Input Voltage | -0.5 | 2.6 | V |
| Tstg | Storage Temperature | - 55 | 125 | °C |
| Tj | Junction Temperature | - 55 | 125 | °C |
| TSOL | Soldering Temperature (10s) | 220 | °C | |
| VESD | Maximum Input ESD (HBM) | -2000 | 2000 | V |
ISL35822 Features
• 8 Lanes of Clock & Data Recovery and Retiming; 4 in Each Direction
• Differential Input/Output
• Wide Operating Data Rate Range: 2.488Gbps to 3.1875Gbps, and 1.244Gbps to 1.59325Gbps
• Ultra Low-Power Operation (163mW typical per lane, 1300mW typical total consumption, LX4 mode)
• Low Power Version Available for LX4 Applications
• 17mm Square Low Profile 192 pin 1.0mm Pitch EBGA-B Package
• Compliant to the IEEE 802.3 10GBASE-LX4(WWDM), 10GBASE-CX4, and XAUI Specifications
• Reset Jitter Domain
• Meets 802.3ae and 802.3ak Jitter Requirements with Significant Margin
• Received Data Aligned to Local Reference Clock for Retransmission
• Increase Driving Distance
• LX4: Up to 40 inches of FR-4 Traces or 500 Meters of MMF Fiber at 3.1875Gbps
• CX4: Over 15 meters of Compatible Cable
• Deskewing and Lane-to-Lane Alignment
• 0.13mm Pure-Digital CMOS Technology
• 1.5V Core Supply, Control I/O 2.5V Tolerant
• Clock Compensation
• Tx/Rx Rate Matching via IDLE Insertion/Deletion up to ±100ppm Clock Difference
• Receive Signal Detect and 16 Levels of Receiver Equalization for Media Compensation
• CML CX4 Transmission Output with 16 Settable Levels of Pre-Emphasis, Eight on XAUI Side
• Single-Ended or Differential Input Lower-Speed Reference Clock
• Ease of Testing
• Complete Suite of Ingress-Egress Loopbacks
• Full 802.3ae Pattern Generation and Test, including CJPAT & CRPAT
• PRBS (both 223-1 and 13458 byte) Built-In Self Tests, Error Flags and Count Output
• JTAG and AC-JTAG Boundary Scan
• Long Run Length (512 bit) Frequency Lock Ideal for Proprietary Encoding Schemes
• Extensive Configuration and Status Reporting via 802.3 Clause 45 Compliant MDC/MDIO Serial Interface
• Automatic Load of ISL35822 Control and all XENPAK Registers from EEPROM or DOM Circuit
• Differential Input/Output
• Wide Operating Data Rate Range: 2.488Gbps to 3.1875Gbps, and 1.244Gbps to 1.59325Gbps
• Ultra Low-Power Operation (163mW typical per lane, 1300mW typical total consumption, LX4 mode)
• Low Power Version Available for LX4 Applications
• 17mm Square Low Profile 192 pin 1.0mm Pitch EBGA-B Package
• Compliant to the IEEE 802.3 10GBASE-LX4(WWDM), 10GBASE-CX4, and XAUI Specifications
• Reset Jitter Domain
• Meets 802.3ae and 802.3ak Jitter Requirements with Significant Margin
• Received Data Aligned to Local Reference Clock for Retransmission
• Increase Driving Distance
• LX4: Up to 40 inches of FR-4 Traces or 500 Meters of MMF Fiber at 3.1875Gbps
• CX4: Over 15 meters of Compatible Cable
• Deskewing and Lane-to-Lane Alignment
• 0.13mm Pure-Digital CMOS Technology
• 1.5V Core Supply, Control I/O 2.5V Tolerant
• Clock Compensation
• Tx/Rx Rate Matching via IDLE Insertion/Deletion up to ±100ppm Clock Difference
• Receive Signal Detect and 16 Levels of Receiver Equalization for Media Compensation
• CML CX4 Transmission Output with 16 Settable Levels of Pre-Emphasis, Eight on XAUI Side
• Single-Ended or Differential Input Lower-Speed Reference Clock
• Ease of Testing
• Complete Suite of Ingress-Egress Loopbacks
• Full 802.3ae Pattern Generation and Test, including CJPAT & CRPAT
• PRBS (both 223-1 and 13458 byte) Built-In Self Tests, Error Flags and Count Output
• JTAG and AC-JTAG Boundary Scan
• Long Run Length (512 bit) Frequency Lock Ideal for Proprietary Encoding Schemes
• Extensive Configuration and Status Reporting via 802.3 Clause 45 Compliant MDC/MDIO Serial Interface
• Automatic Load of ISL35822 Control and all XENPAK Registers from EEPROM or DOM Circuit
ISL35822
PDF/DataSheet Download
- Datasheet: ISL35822
- File Size: 1177090 KB
- Manufacturer: INTERSIL
- Click here to Download
- ·ISL12026
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 465643 KB
- ·ISL12026IBZ
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 465643 KB
- ·ISL12026IVZ
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 465643 KB
- ·ISL12027
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 481227 KB
- ·ISL12027IB27AZ
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 465643 KB
- ·ISL12027IB27AZ-T
- INTERSIL [Intersil Corporation]
- Real Time Clock/Calendar with EEPROM
- 424887 KB
- ·ISL12027IB27Z
- INTERSIL
- Real Time Clock/Calendar with EEPROM
- 465643 KB
- ·ISL12027IB27Z-T
- INTERSIL [Intersil Corporation]
- Real Time Clock/Calendar with EEPROM
- 424887 KB
ISL35822 Relative Products
ISL35111
The ISL35111 is a de-emphasis driver with extended functionality for advanced protocols operating with line rates up to 11.1Gbps such as 10G Ethernet. The features of ISL35111 are as follows: (1)Supply Voltage (VDD to GND): -0.3V to 1.5V; (2)Voltage at All I...
ISL3485EFBZ-T
TXRX ESD 5V RS-485/422 8-SOIC
ISL3485EFBZ
TXRX ESD 5V RS-485/422 8-SOIC
ISL34341INZ-T13
IC VIDEO SERDES LONG 64-EPTQFP
ISL34341INZ
IC VIDEO SERDES LONG 64-EPTQFP
ISL34341
The ISL34341 is a serializer/deserializer of LVCMOS parallel video data. The video data presented to the serializer on the parallel LVCMOS bus is serialized into a high-speed differential signal. This differential signal is converted back to parallel video a...
Hotspot Suppliers Product
XC95288XL-10TQG144I
Price: 1.5-2.5 USD
3.3V CPLD, FastFLASH, in-system programming (ISP)
M51953BFP
Price: 1.1-1.3 USD
semiconductor integrated circuit, SOP-8, 18 V, 6 mA, Low threshold operating voltage
MC68HC11F1CFN4
Price: 2.8-3 USD
MCU, PLCC, 1024 Bytes
S1D13305F00A10
Price: 18-20 USD
LCD Controller, TQFP-100PIN, 3.5mA, –0.3V to VDD + 0.3V, 640 × 256 pixel LCD panel, vertical scrol...
RA07M1317M
Price: 0.1-30 USD
6.5-watt RF MOSFET Amplifier Module, 9.2V, Broadband Frequency Range, 135-175MHz, Low-Power Contro...
MAX1480CCPI
Price: 9.8-10.5 USD
complete, electrically isolated, data-communications interface solution, DIP-28, -8V to +12.5V, 50...
LQ121S1DG41
Price: 0.1-1 USD
800×3×600 dots, TFT-LCD Module, +3.3V/5.0V DC supply voltage,
UC2842D8TRG
Price: 0.45-0.65 USD
current mode, pwm controller, SOP8
AD780SQ/883
Price: 77.78-84.15 USD
bandgap reference voltage, CDIP-8, 36 V, 500 mW, 1 mA, AD780SQ/883
EP3C40F324I7N
Price: 50-100 USD
high functionality, Low-power operation, low cost, 484 FBGA, FPGA, 1.8V, EP3C40F324I7N
RF2418
Price: 0.75-3 USD
UHF receiver front-end, SOP14, -0.5 to 7 VDC
TMP68HC11A1T
Price: 0.5-2 USD
microcomputer, PLCC, -0.3 to +7.0 V
