KS8995MA General Description
KS8995MA Maximum Ratings
Supply Voltage
(VDDAR, VDDAP, VDDC) ............................. 0.5V to +2.4V
(VDDAT, VDDIO) ........................................ 0.5V to +4.0V
Input Voltage ............................................... 0.5V to +4.0V
Output Voltage ............................................ 0.5V to +4.0V
Lead Temperature (soldering, 10 sec.) ..................... 270
Storage Temperature (TS) ....................... 55 to +150
KS8995MA Features
• Integrated switch with five MACs and five Fast Ethernet transceivers fully compliant to IEEE 802.3u standard
• Shared memory based switch fabric with fully nonblocking configuration
• 1.4Gbps high-performance memory bandwidth
• 10BASE-T, 100BASE-TX, and 100BASE-FX modes (FX in ports 4 and 5)
• Dual MII configuration: MII-Switch (MAC or PHY mode MII) and MII-P5 (PHY mode MII)
• IEEE 802.1q tag-based VLAN (16 VLANs, full-range VID) for DMZ port, WAN/LAN separation or inter-VLAN switch links
• VLAN ID tag/untag options, per-port basis
• Programmable rate limiting 0Mbps to 100Mbps, ingress and egress port, rate options for high and low priority, per-port basis in 32Kbps increments
• Flow control or drop packet rate limiting (ingress port)
• Integrated MIB counters for fully compliant statistics gathering, 34 MIB counters per port
• Enable/Disable option for huge frame size up to 1916 bytes per frame
• IGMP v1/v2 snooping for multicast packet filtering
• Special tagging mode to send CPU info on ingress packet's port value
• SPI slave (complete) and MDIO (MII PHY only) serial management interface for control of register configuration
• MAC-id based security lock option
• Control registers configurable on-the-fly (port-priority, 802.1p/d/q, AN...)
• CPU read access to MAC forwarding table entries
• 802.1d Spanning Tree Protocol
• Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII
• Broadcast storm protection with % control global and per-port basis
• Optimization for fiber-to-copper media conversion
• Full-chip hardware power-down support (register configuration not saved)
• Per-port based software power-save on PHY (idle link detection, register configuration preserved)
• QoS/CoS packets prioritization supports: per port, 802.1p and DiffServ based
• 802.1p/q tag insertion or removal on a per-port basis (egress)
• MDC and MDI/O interface support to access the MII PHY control registers (not all control registers)
• MII local loopback support
• On-chip 64Kbyte memory for frame buffering (not shared with 1K unicast address table)
• Wire-speed reception and transmission
• Integrated look-up engine with dedicated 1K MAC addresses
• Full duplex IEEE 802.3x and half-duplex back pressure flow control
• Comprehensive LED support
• 7-wire SNI support for legacy MAC interface
• Automatic MDI/MDI-X crossover for plug-and-play
• Disable automatic MDI/MDI-X option
• Low power:
Core: 1.8V
I/O: 2.5V or 3.3V
• 0.18m CMOS technology
• Commercial temperature range: 0 to +70
• Industrial temperature range: 40 to +85
• Available in 128-pin PQFP package
KS8995MA Typical Application
• Broadband gateway/firewall/VPN
• Integrated DSL or cable modem multi-port router
• Wireless LAN access point plus gateway
• Home networking expansion
• Standalone 10/100 switch
• Hotel/campus/MxU gateway
• Enterprise VoIP gateway/phone
• FTTx customer premise equipment
• Managed Media converter
KS8995MA Connection Diagram
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All