Home > Datasheet list > M39 series > Index M > M393T2953CZ3-CD5
M393T2953CZ3-CD5 Product Image
  • Part Number:
  • M393T2953CZ3-CD5

  • Category:
  • --
  • Vendor:
  • --
  • Package Cooled:
  • D/C:
  • Description:
  • --
  • Price Break

    --

  • Unit Price

    --

  • Extended Price

    --

(All prices are in USD) Prices for reference only

  • Supplier

Maximum Ratings

Symbol
Parameter
Rating
Units
Notes
VDD
Voltage on VDD pin relative to VSS
- 1.0 V ~ 2.3 V
V
1
VDDQ
Voltage on VDDQ supply relative to Vss
- 0.5 V ~ 2.3 V
V
1
VDDL
Voltage on VDDL pin relative to VSS
- 0.5 V ~ 2.3 V
V
1
VIN, VOUT
VOUT Voltage on any pin relative to VSS
- 0.5 V ~ 2.3 V
V
1
TSTG
Storage Temperature
-55 to +100
1,2

Note :
1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.

Features

• Performance range
• JEDEC standard 1.8V ± 0.1V Power Supply
• VDDQ = 1.8V ± 0.1V
• 200 MHz fCK for 400Mb/sec/pin, 267MHz fCK for 533Mb/sec/pin, 333MHz fCK for 667Mb/sec/pin, 400MHz fCK for 800Mb/sec/pin
• 4 Banks
• Posted CAS
• Programmable CAS Latency: 3, 4, 5
• Programmable Additive Latency: 0, 1 , 2 , 3 and 4
• Write Latency(WL) = Read Latency(RL) -1
• Burst Length: 4 , 8(Interleave/nibble sequential)
• Programmable Sequential / Interleave Burst Mode
• Bi-directional Differential Data-Strobe (Single-ended data-strobe is an optional feature)
• Off-Chip Driver(OCD) Impedance Adjustment
• On Die Termination with selectable values(50/75/150 ohms or disable)
• PASR(Partial Array Self Refresh)
• Average Refresh Period 7.8us at lower than a TCASE 85°C, 3.9us at 85°C < TCASE 95 °C
- support High Temperature Self-Refresh rate enable feature
• Serial presence detect with EEPROM
• DDR2 SDRAM Package: 60ball FBGA - 128Mx4/64Mx8
• All of Lead-free products are compliant for RoHS

Send your message to supplier

Map list:A B C D E F G H I J K L M N O P Q R S T U V W X Y Z    0 1 2 3 4 5 6 7 8 9
Datasheet: M393T2953CZ3-CD5
File Size: 487533 KB
Manufacturer: SAMSUNG [Samsung semiconductor]

Related PDF

M39006
File Size: 214658 KB
M39006/09
File Size: 214658 KB

Related Models