Purchase M68060, In-stock M68060 From SeekIC.
Part Number: M68060
Description: The superscalar MC68060 represents a new line of Motorola microprocessor products. The first generation of the M68060 p...
- Table of contents:
M68060
-
Suppliers
DataSheet
General Description
M68060 General Description
The superscalar MC68060 represents a new line of Motorola microprocessor products. The first generation of the M68060 product line consists of the MC68060, MC68LC060, and MC68EC060. All three microprocessors offer superscalar integer performance of over 100 MIPS at 66 MHz. The MC68060 comes fully equipped with both a floating-point unit (FPU) and a memory management unit (MMU) for high-performance embedded control and desktop applications. For cost-sensitive embedded control and desktop applications where an MMU is required, but the additional cost of a FPU is not justified, the MC68LC060 offers high-performance at a low cost. Specifically designed for low-cost embedded control applications, the MC68EC060 eliminates both the FPU and MMU, permitting designers to leverage MC68060 performance while avoiding the cost of unnecessary features. Throughout this product brief, all references to the MC68060 also refer to the MC68LC060 and the MC68EC060, unless otherwise noted.
Leveraging many of the same performance enhancements used by RISC designs as well as providing innovative architectural techniques, the MC68060 harnesses new levels of performance for the M68000 family. Incorporating 2.5 million transistors on a single piece of silicon, the MC68060 employs a deep pipeline, dual issue superscalar execution, a branch cache, a high-performance floating-point unit (MC68060 only), eight Kbytes each of on-chip instruction and data caches, and dual on-chip demand paging MMUs (MC68060 and MC68LC060 only). The MC68060 allows simultaneous execution of two integer instructions (or an integer and a float instruction) and one branch instruction during each clock.
The MC68060 features a full internal Harvard architecture. The instruction and data caches are designed to support concurrent instruction fetch, operand read and operand write references on every clock. Separate 8-Kbyte instruction and 8-Kbyte data caches can be frozen to prevent allocation over time-critical code or data. The independent nature of the caches allows instruction stream fetches, data-stream fetches, and external accesses to occur simultaneously with instruction execution. The operand data cache is four-way banked to permit simultaneous read and write access each clock.
A very high bandwidth internal memory system coupled with the compact nature of the M68000 family code allows the MC68060 to achieve extremely high levels of performance, even when operating from low-cost memory such as a 32-bit wide dynamic random access memory system.
Instructions are fetched from the internal cache or external memory by a four-stage instruction fetch pipeline. The MC68060 variable-length instruction system is internally decoded into a fixed-length representation and channeled into an instruction buffer. The instruction buffer acts as a FIFO which provides a decoupling mechanism between the instruction fetch unit and the operand execution units. Fixed format instructions are dispatched to dual fourstage pipelined RISC operand execution engines where they are then executed.
The branch cache also plays a major role in achieving the high performance levels of the MC68060. It has been implemented such that most branches are executed in zero cycles. Using a technique known as branch folding, the branch cache allows the instruction fetch pipeline to detect and change the instruction prefetch stream before the change of flow affects the instruction execution engines, minimizing the need for pipeline refill.
In addition to substantial cost and performance benefits, the MC68060 also offers advantages in power consumption and power management. The MC68060 automatically minimizes power dissipation by using a fully-static design, dynamic power management, and low-voltage operation. It automatically powers-down internal functional blocks that are not needed on a clock-by-clock basis. Explicitly the MC68060 power consumption can be controlled from the operating system. Although the MC68060 operates at a lower operating voltage, it directly interfaces to both 3-V and 5-V peripherals and logic.
Complete code compatibility with the M68000 family allows the designer to draw on existing code and past experience to bring products to market quickly. There is also a broad base of established development tools, including real-time kernels, operating systems, languages, and applications, to assist in product design. The functionality provided by the MC68060 makes it the ideal choice for a range of high-performance embedded applications and computing applications. With M68000 family code compatibility, the MC68060 provides a range of upgrade opportunities to virtually any existing MC68040 application.
M68060 Maximum Ratings
| Characteristic | Symbol | Value | Unit |
| Supply Voltage | VCC | -0.3 to 4.0 | V |
| Input Voltage | Vin | -0.5 to VCC +4 | V |
| Maximum Operating Junction Temperature | TJ | 110 | |
| Minimum Operating Ambient Temperature | TA | 0 | |
| Storage Temperature Range | Tstg | -55 to 150 |
M68060 Features
• 1.61.7 Times the MC68040 Performance at the Same Clock Rate with Existing Compliers. 3.23.4 Times the Performance of a 25 MHZ MC68040.
• Harvard Architecture with Independent, Decoupled Fetch and Execution Pipelines.
• Branch Prediction Logic with a 256-Entry, 4-Way Set-Associative, Virtual-Mapped Branch Cache for Improved Branch Instruction Performance.
• A Superscalar Pipeline and Dual Integer Execution Units Achieving Simultaneous, but not Out-of-Order Instruction Execution.
• An IEEE Standard, MC68040- and MC68881-/MC68882-Compatible FPU.
• An MC68040-Compatible Paged Memory Management Unit with Dual 64-Entry Address Translation Caches
• Dual 8-Kbyte Caches (Instruction Cache and Data Cache)
• A Flexible, High-Bandwidth Synchronous Bus Interface
• User Object-Code Compatible with All Earlier M68000 Microprocessors
• Harvard Architecture with Independent, Decoupled Fetch and Execution Pipelines.
• Branch Prediction Logic with a 256-Entry, 4-Way Set-Associative, Virtual-Mapped Branch Cache for Improved Branch Instruction Performance.
• A Superscalar Pipeline and Dual Integer Execution Units Achieving Simultaneous, but not Out-of-Order Instruction Execution.
• An IEEE Standard, MC68040- and MC68881-/MC68882-Compatible FPU.
• An MC68040-Compatible Paged Memory Management Unit with Dual 64-Entry Address Translation Caches
• Dual 8-Kbyte Caches (Instruction Cache and Data Cache)
• A Flexible, High-Bandwidth Synchronous Bus Interface
• User Object-Code Compatible with All Earlier M68000 Microprocessors
M68060
PDF/DataSheet Download
- Datasheet: M68060
- File Size: 1486455 KB
- Manufacturer: MOTOROLA [Motorola, Inc]
- Click here to Download
- ·M68000
- ETC [ETC]
- 16-bit Microprocessor Megafunction
- 255214 KB
- ·M68000AD
- MOTOROLA [Motorola, Inc]
- M68000 USERS MANUAL ADDENDUM
- 255214 KB
- ·M68000PM
- MOTOROLA [Motorola, Inc]
- M68000 USERS MANUAL ADDENDUM
- 212992 KB
- ·M68000UM
- MOTOROLA [Motorola, Inc]
- Addendum to M68000 User Manual
- 255214 KB
- ·M68020
- FREESCALE [Freescale Semiconductor, Inc]
- The first full 32-bit implementation of the M68000 family of microprocessors from Motorola
- 9637712 KB
- ·M68300
- MOTOROLA [Motorola, Inc]
- QUad Integrated Communications Controller Users Manual
- 2884978 KB
- ·M68302FADS
- MOTOROLA [Motorola, Inc]
- MC68302 Family Application Development System
- 199326 KB
- ·M685
- ICST [Integrated Circuit Systems]
- DUAL SAW, SELECTABLE FREQUENCY VCSO
- 288656 KB
M68060 Relative Products
M68000
M67T
M67799SHA
M67760LC
M67760HC
M67748L
The M67748L is a type of Mitsubishi RF power module. The absolute maximum ratings of the M67748L can be summ arized as:(1)supply voltage(VBB=5V): 15V; (2)base bias: 5.5V; (3)total current: 4V; (4)input power(ZG=ZL=50, Vcc 112.5V): 40mW; (5)output power(ZG=ZL...
Hotspot Suppliers Product
TMS320F2812PGFQ
Price: 0.1-0.1 USD
Digital signal processors, LQFP-176, Three 32-Bit CPU-Timers, 150 MHz, Low-Power, Atomic Operations
TOTX147PL
Price: 0.1-0.2 USD
fiber optic transmitting module, DIP, -0.5 to VCC + 0.5 V, differential circuit drive, Mini-package
EPM7032SLC44-10
Price: 3.5-5 USD
Programmable Logic Device, 5.0V, PLCC
ADS8505IBDW
Price: 20-29 USD
16-bit, 250-ksps, sampling A/D converter
MM74HC244SJX
Price: 0.1-0.2 USD
non-inverting buffer, SOP, 3-STATE outputs, -0.5 to +7.0V, ± 20 mA
AT25256AW-10SU-2.7
Price: 0.75-0.8 USD
SPI Serial EEPROM, SOP8, -1.0V to +7.0V, Serial Peripheral Interface (SPI) Compatible
EPM7032SLC44-10N
Price: 1-5 USD
CPLD, 44-PLCC, RoHS Compliant, –2.0 to 7.0 V, –25 to 25 mA, 175.4-MHz
TA75902FB
Price: 0.5-3 USD
SOP, quad operational amplifier, -0.3 to 36V, 625mW, low input biasing current, low power dissipat...
LPC2136FBD64
Price: 4-7.1 USD
Single-chip 16/32-bit microcontrollers, 32/64/512 kB ISP/IAP Flash, 10-bit ADC and DAC, microcontr...
RLB1314-102KL
Price: 0.01-0.05 USD
SMD, Radial Inductor, 600V, RLB1314-102KL
TPST226K010R0800
Price: 0.08-0.09 USD
TPST226K010R0800 - AVX - CAPACITOR, CASE T, 22UF, 10V
EPM7032SLC44-10
Price: 10-11 USD
IC MAX 7000 CPLD 32 44-PLCC - EPM7032SLC44-10
