Purchase MC9S12DG128B, In-stock MC9S12DG128B From SeekIC.
Package Cooled:QFP


Part Number: MC9S12DG128B
Package Cooled: QFP
Description: This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal ...
Package Cooled:QFP


Package Cooled: QFP
Description: This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal ...
This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal properties, and detailed discussion of signals. It is built from the signal description sections of the Block User Guides of the individual IP blocks on the device.
| Num | Rating | Symbol | Min | Max | Unit |
| 1 2 3 4 5 6 7 8 9 10 11 12 13 |
I/O, Regulator and Analog Supply Voltage Digital Logic Supply Voltage 2 PLL Supply Voltage 2 Voltage difference VDDX to VDDR and VDDA Voltage difference VSSX to VSSR and VSSA Digital I/O Input Voltage Analog Reference XFC, EXTAL, XTAL inputs TEST input Instantaneous Maximum Current Single pin limit for all digital I/O pins 3 Instantaneous Maximum Current Single pin limit for XFC, EXTAL, XTAL4 Instantaneous Maximum Current Single pin limit for TEST 5 Storage Temperature Range |
VDD5 VDD VDDPLL DVDDX DVSSX VIN VRH, VRL VILV VTEST ID IDL IDT Tstg |
-0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -25 -25 -0.25 65 |
6.0 3.0 3.0 0.3 0.3 6.0 6.0 3.0 10.0 +25 +25 0 155 |
V V V V V V V V V mA mA mA °C |
NOTES:
1. Beyond absolute maximum ratings device might be damaged.
2. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The absolute maximum ratings apply when the device is powered from an external source.
3. All digital I/O pins are internally clamped to VSSX and VDDX, VSSR and VDDR or VSSA and VDDA.
4. Those pins are internally clamped to VSSPLL and VDDPLL.
5. This pin is clamped low to VSSPLL, but not clamped high. This pin must be tied low in applications.
MC9S12DG128B
PDF/DataSheet Download








