Features: · Wide supply voltage range 3V to 15V· High noise immunity 0.45 VCC (typ.)· Low power consumption· TTL compatibility Fan out of 1 driving standard TTL· Bus driving capability· TRI-STATE outputs· Eight storage elements in one package· Single CLOCK/LATCH ENABLE and OUTPUT DISABLE control i...
MM54C373: Features: · Wide supply voltage range 3V to 15V· High noise immunity 0.45 VCC (typ.)· Low power consumption· TTL compatibility Fan out of 1 driving standard TTL· Bus driving capability· TRI-STATE ou...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
· Wide supply voltage range 3V to 15V
· High noise immunity 0.45 VCC (typ.)
· Low power consumption
· TTL compatibility Fan out of 1 driving standard TTL
· Bus driving capability
· TRI-STATE outputs
· Eight storage elements in one package
· Single CLOCK/LATCH ENABLE and OUTPUT DISABLE control inputs
· 20-pin dual-in-line package with 0.300× centers takes half the board space of a 24-pin package
| Voltage at Any Pin |
-0.3V to VCC a 0.3V |
| Operating Temperature Range (TA) | |
| MM54C373 |
-55 to a125 |
| MM74C373 |
-40 to a85 |
| Storage Temperature Range (TS) |
-65 to a150 |
| Power Dissipation | |
| Dual-In-Line |
700 mW |
| Small Outline |
500 mW |
| Operating VCC Range |
3V to 15V |
| Absolute Maximum VCC |
18V |
| Lead Temperature (TL) | |
| (Soldering, 10 seconds) |
260 |
The MM54C373/MM74C373, MM54C374/MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with TRI-STATE outputs. These outputs have been specially designed to drive high capacitive loads, such as one might find when driving a bus, and to have a fan out of 1 when driving standard TTL. When a high logic level is applied to the OUTPUT DISABLE input, all outputs of MM54C373 go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.
The MM54C373/MM74C373 is an 8-bit latch. When LATCH ENABLE is high, the Q outputs will follow the D inputs.
WhenLATCH ENABLE goes low, data at the D inputs, which meets the set-up and hold time requirements, will be retained at the outputs untilLATCH ENABLE returns high again.
The MM54C374/MM74C374 is an 8-bit, D-type, positiveedge triggered flip-flop. Data at the D inputs, meeting the set-up and hold time requirements, is transferred to the Q outputs on positive-going transitions of the CLOCK input.