Features: ` Members of the Texas Instruments WidebusE Family` State-of-the-Art EPIC-II BE BiCMOS Design Significantly Reduces Power Dissipation` Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17` Typical VOLP (Output Ground Bounce) < 1 V at VCC = 5 V, TA = 25°C` High-Impedance Stat...
SN54ABT16825: Features: ` Members of the Texas Instruments WidebusE Family` State-of-the-Art EPIC-II BE BiCMOS Design Significantly Reduces Power Dissipation` Latch-Up Performance Exceeds 500 mA Per JEDEC Standar...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: PinoutSpecificationsDescriptionThe SN54/74LS147 and SN54/74LS148 are Priority Encoders. ...
PinoutDescriptionThe LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address in...

The SN54ABT16825 are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. SN54ABT16825 can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.
The 3-state control gate of SN54ABT16825 is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.
When VCC is between 0 and 2.1 V, the SN54ABT16825 is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor SN54ABT16825 is determined by the current-sinking capability of the driver.
The SN54ABT16825 is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74ABT16825 is characterized for operation from 40°C to 85°C.