Features: Complementary OutputsDirect Overriding Load (Data) InputsGated Clock InputsParallel-to-Serial Data ConversionPackage Options Include Plastic Small-Outline (D) Packages, Ceramic ChipCarriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPsPinoutSpecificationsSupply voltage, VC...
SN54ALS165: Features: Complementary OutputsDirect Overriding Load (Data) InputsGated Clock InputsParallel-to-Serial Data ConversionPackage Options Include Plastic Small-Outline (D) Packages, Ceramic ChipCarrie...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: PinoutSpecificationsDescriptionThe SN54/74LS147 and SN54/74LS148 are Priority Encoders. ...
PinoutDescriptionThe LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address in...

The SN54ALS165 are parallel-load 8-bit serial shiftregisters that, when clocked, shift the data towardserial (QHand QH ) outputs. Parallel-in access toeach stage is provided by eight individual directdata (AH) inputs, SN54ALS165 is enabled by a low levelat the shift/load (SH/LD) input. The ALS165 havea clock-inhibit function and complemented serialoutputs.
Clocking is accomplished by a low-to-hightransition of the clock (CLK) input while SH/LD isheld high and the clockinhibit (CLK INH) input isheld low. The functions of CLK and CLK INH SN54ALS165 are interchangeable. Since a low CLK and alow-to-high transition of CLK INH alsoaccomplishes clocking, CLK INH should bechanged to the high level only while CLK is high.Parallel loading is inhibited when SH/LD is heldhigh. The parallel inputs of SN54ALS165 to the register areenabled while SH/LD is low independently of thelevels of the CLK, CLK INH, or serial (SER) inputs.
The SN54ALS165 is characterized for operation over the full military temperature range of 55 to 125. The SN74ALS165 is characterized for operation from 0 to 70