SN54ALVTH16827

` State-of-the-Art Advanced BiCMOS Technology (ABT) WidebusE Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation
` Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_CC)
` Typical VOLP (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, TA = 25°C
` High Drive (24/24 mA at 2.5-V and 32/64 mA at 3.3-V V_CC)
` Power Off Disables Outputs, Permitting Live Insertion
` High-Impedance State During Power Up and Power Down Prevents Driver Conflict
` Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
` Auto3-State Eliminates Bus Current Loading When Output Exceeds V_CC + 0.5 V
` Latch-Up Performance Exceeds 250 mA Per JESD 17
` ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V Using Charged-Device Model, Robotic Method
` Flow-Through Architecture Facilitates Printed Circuit Board Layout
` Distributed V_CC and GND Pin Configuration Minimizes High-Speed Switching Noise
` Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

Supply voltage range, V_CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . 0.5 V to 4.6 V
Input voltage range, V_I (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . .0.5 V to 7 V
Voltage range applied to any output in the high-impedance
   or power-off state, V_O (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .. . . .0.5 V to 7 V
Voltage range applied to any output in the high state, V_O (see Note 1) . . . . . . . . . . . . . . 0.5 V to 7 V
Output current in the low state, I_O: SN54ALVTH16827 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 mA
                                                         SN74ALVTH16827 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 mA
Output current in the high state, I_O: SN54ALVTH16827 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 mA
                                                          SN74ALVTH16827 . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 64 mA
Input clamp current, I_IK (V_I < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . 50 mA
Output clamp current, I_OK (V_O < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Package thermal impedance, _JA (see Note 2): DGG package . . . . . . . . . . . . . . . . . . .. . . . . . . . 81°C/W
                                                                          DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . 86°C/W
                                                                          DL package . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 74°C/W
Storage temperature range, T_stg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

The SN54ALVTH16827 is 20-bit buffers/line drivers designed for 2.5-V or 3.3-V V_CC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN54ALVTH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2, or 2OE1 and 2OE2) inputs of SN54ALVTH16827 must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.