PinoutSpecificationsSupply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . .... . . . . 0.5 V to 7 VInput clamp current, IIK(VI < 0 or VI > VCC ) (see Note 1) . . .... . . . . . . ±20 mAOutput clamp current, IOK(VO< 0 or VO> VCC) (see Note 1) . . . . . . . . .. ±...
SN54HC164: PinoutSpecificationsSupply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . .... . . . . 0.5 V to 7 VInput clamp current, IIK(VI < 0 or VI > VCC ) (see Note 1) . . .... ....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: PinoutSpecificationsDescriptionThe SN54/74LS147 and SN54/74LS148 are Priority Encoders. ...
PinoutDescriptionThe LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address in...

These 8-bit shift registers SN54HC164 feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input of SN54HC164 enables the other input, which then determines the state of the first flip-flop. Data of SN54HC164 at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.