SN54HCT646

The 'HCT646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions, HCT646 can be performed with the 'HCT646 devices.

Output-enable (OE) and direction-control (DIR) inputs of HCT646 control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

The select-control (SAB and SBA) inputs of HCT646 can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when OE is active (low). In the isolation mode (OE high), A data can be stored in one register and/or B data of HCT646 can be stored in the other register.

When an output function is disabled, the input function of HCT646 still is enabled and can be used to store data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, OE should be tied to V_CC  through a pullup resistor; the minimum value of the resistor HCT646 is determined by the current-sinking capability of the driver.