Features: Members of the Texas Instruments Widebus™ Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation(5-V Input and Output Voltages With 3.3-V VCC ) Support Unregulated Battery Operation D...
SN54LVTH16244A: Features: Members of the Texas Instruments Widebus™ Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Sig...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: PinoutSpecificationsDescriptionThe SN54/74LS147 and SN54/74LS148 are Priority Encoders. ...
PinoutDescriptionThe LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address in...

| MIN | MAX | UNIT | ||
| VCC Supply voltage range | 0.5 | 4.6 | V | |
| VI Input voltage range | 0.5 | 7 | V | |
| VO Voltage range applied to any output in the high-impedance or power-off state | 0.5 | 7 | V | |
| VO Voltage range applied to any output in the high state | 0.5 | VCC + 0.5 | ||
| IO Current into any output in the low state | SN54LVTH16244A | 96 | V | |
| SN74LVTH16244A | 128 | |||
| IO Current into any output in the high state | SN54LVTH16244A | 48 | V | |
| SN74LVTH16244A | 64 | |||
| IIK Input clamp current | VI < 0 | 50 | mA | |
| IOK Output clamp current | VO < 0 | 50 | mA | |
| JA Package thermal impedance | DGG package | 70 | °C/W | |
| DGV package | 58 | |||
| DL package | 63 | |||
| GQL/ZQL package | 42 | |||
| GRD/ZRD package | 36 | |||
| Tstg Storage temperature range | 65 | 150 | °C | |
The 'LVTH16244A devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. LVTH16244A provide true outputs and symmetrical active-low output-enable (OE) inputs.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the LVTH16244A is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.LVTH16244A is fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the LVTH16244A when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.