SN74AHC273

Features: ` EPICE (Enhanced-Performance Implanted CMOS) Process` Operating Range 2-V to 5.5-V VCC` Contain Eight Flip-Flops With Single-Rail Outputs` Direct Clear Input` Individual Data Input to Each Flip-Flop` Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators` Latc...

product image

SN74AHC273 Picture
SeekIC No. : 004497989 Detail

SN74AHC273: Features: ` EPICE (Enhanced-Performance Implanted CMOS) Process` Operating Range 2-V to 5.5-V VCC` Contain Eight Flip-Flops With Single-Rail Outputs` Direct Clear Input` Individual Data Input to Eac...

floor Price/Ceiling Price

Part Number:
SN74AHC273
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

` EPICE (Enhanced-Performance Implanted
  CMOS) Process
` Operating Range 2-V to 5.5-V VCC
` Contain Eight Flip-Flops With Single-Rail Outputs
` Direct Clear Input
` Individual Data Input to Each Flip-Flop
` Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
` Latch-Up Performance Exceeds 250 mA Per JESD 17
` Package Options Include Plastic
  Small-Outline (DW), Shrink Small-Outline
  (DB), Thin Very Small-Outline (DGV), Thin
  Shrink Small-Outline (PW), and Ceramic
  Flat (W) Packages, Ceramic Chip Carriers
  (FK), and Standard Plastic (N) and Ceramic (J) DIPs



Pinout

  Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 7 V
Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±20 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  ±25 mA
Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Package thermal impedance, JA (see Note 2): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70°C/W
DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  . . . . . . . . . . .  . .  92°C/W
DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  . . . . . . . . . . .  . . 58°C/W
N package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  . . . . . . . . . . .  . . 69°C/W
NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  . . . . . . . . . . .  . . .  60°C/W
PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  . . . . . . . . . . .  . . . 83°C/W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
 


Description

These SN54AHC273 and SN74AHC273 circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.In the  SN54AHC273 and SN74AHC273  series,the SN54AHC273 is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74AHC273 is characterized for operation from 40°C to 85 °C.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Sensors, Transducers
Static Control, ESD, Clean Room Products
Motors, Solenoids, Driver Boards/Modules
Tapes, Adhesives
803
Cables, Wires
Industrial Controls, Meters
View more