Features: • Functionally Similar to AMD's AM29854• High-Speed Bus Transceiver With Parity Generator/Checker• Parity-Error Flag With Open-Collector Outputs• Latch for Storing the Parity-Error Flag• Package Options Include Plastic Small-Outline (DW) Packages and Standar...
SN74ALS29854: Features: • Functionally Similar to AMD's AM29854• High-Speed Bus Transceiver With Parity Generator/Checker• Parity-Error Flag With Open-Collector Outputs• Latch for Storing ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

The SN74ALS29854 is an 8-bit to 9-bit parity transceiver designed for two-way communicationbetween data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA, OEB) inputs can be used to disable the device so that the buses are effectively isolated.
A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector ERR flag. ERR can be either passed, sampled, stored, or cleared from the SN74ALS29854 latch using the latch-enable (LE) and clear (CLR) control inputs. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.
The SN74ALS29854 is characterized for operation from 0°C to 70°C.