SN74ALVCH162260

Features: Member of the Texas Instruments WidebusTM FamilyEPICTM (Enhanced-Performance Implanted CMOS) Submicron ProcessB-Port Outputs Have Equivalent 26- Series Resistors, So No External Resistors Are RequiredESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine ...

product image

SN74ALVCH162260 Picture
SeekIC No. : 004498258 Detail

SN74ALVCH162260: Features: Member of the Texas Instruments WidebusTM FamilyEPICTM (Enhanced-Performance Implanted CMOS) Submicron ProcessB-Port Outputs Have Equivalent 26- Series Resistors, So No External Resistors ...

floor Price/Ceiling Price

Part Number:
SN74ALVCH162260
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

 Member of the Texas Instruments WidebusTM Family
 EPIC TM (Enhanced-Performance Implanted CMOS) Submicron Process
 B-Port Outputs Have Equivalent 26- Series Resistors, So No External Resistors Are Required
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
Latch-Up Performance Exceeds 250 mA Per JESD 17
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink Small-Outline (DL) Packages



Pinout

  Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1) . . . . . . . . . . . . . . . . . . . .. . . . . . 0.5 V to 4.6 V
                                       I/O ports (see Notes 1 and 2). . . . . . . . . . . . . . . . . .. . . 0.5 V to VCC + 0.5 V
Output voltage range, VO (see Notes 1 and 2)  . . . . . . . . . . . . . . . . . . . . . .  . . . .0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .  . . . . . . . . . . . . . . .50 mA
Output clamp current, IOK (VO < 0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50 mA
Continuous output current, IO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . .±50 mA
Continuous current through each VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±100 mA
Package thermal impedance, JA (see Note 3): DGG package . . . . . . . . . . . . . . . . . . . . . . . . . . .81°C/W
                                                                           DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . .86°C/W
                                                                           DL package  . . . . . . . . . . . . . . . . . . . . .  . . . . . .74°C/W
Storage temperature range, Tstg  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65°C to 150°C



Description

This SN74ALVCH162260 12-bit to 24-bit multiplexed D-type latch is designed for 1.65-V to 3.6-VCC operation.

The SN74ALVCH162260 is used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications.

Three  12-bit I/O ports (A1A12, 1B11B12, and 2B12B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals of SN74ALVCH162260 also allow bank control in the A-to-B direction. Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-W resistors to reduce overshoot and undershoot.To ensure the high-impedance state of SN74ALVCH162260 during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Integrated Circuits (ICs)
Memory Cards, Modules
Programmers, Development Systems
Test Equipment
LED Products
View more