Features: *Member of the Texas Instruments Widebus™ Family*EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process*ESD Protection Exceeds 2000 V PerMIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)*Latch-Up Performance Exceeds 250 mA Per JESD 17*Bus ...
SN74ALVCH16524: Features: *Member of the Texas Instruments Widebus™ Family*EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process*ESD Protection Exceeds 2000 V PerMIL-STD-883, Method 3015; Exceed...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

This SN74ALVCH16524 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.
Data flow in each direction is controlled by output-enable (OEBA and OEBA) and clock-enable (CLKENBA) inputs. For the A-to-B data flow, the data flows through a single buffer. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKENBA input is low. The B-to-A data transfer is synchronized with CLK. To ensure the high-impedance state of SN74ALVCH16524 during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.The SN74ALVCH16524 is characterized for operation from 40°C to 85°C.