PinoutSpecificationsSupply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ..0.5 V to 4.6 VInput voltage range, VI: Except I/O ports (see Note 1) . . . . . . . . . . . . . . 0.5 V to 4.6 V I/O ports (see Notes 1 and 2) . . . . . . . . . . ..0.5 V to VCC + ...
SN74ALVCH16952: PinoutSpecificationsSupply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ..0.5 V to 4.6 VInput voltage range, VI: Except I/O ports (see Note 1) . . . . . ....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

This SN74ALVCH16952 16-bit registered transceiver is designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.
To ensure the high-impedance state of SN74ALVCH16952 during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.The SN74ALVCH16952 is characterized for operation from 40°C to 85°C.