SN74ALVCH373

Features:

Operates From 1.65 V to 3.6 V
Max tpd of 3.3 ns at 3.3 V
±24-mA Output Drive at 3.3 V
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
    − 2000-V Human-Body Model (A114-A)
    − 200-V Machine Model (A115-A)
    − 1000-V Charged-Device Model (C101)


Application

Audio                                www.ti.com/audio
Automotive                       www.ti.com/automotive
Broadband                        www.ti.com/broadband
Digital Control                   www.ti.com/digitalcontrol
Military                              www.ti.com/military
Optical Networking           www.ti.com/opticalnetwork
Security                            www.ti.com/security
Telephony                        www.ti.com/telephony
Video & Imaging               www.ti.com/video
Wireless                           www.ti.com/wireless 


Pinout




Specifications

Supply voltage range, V_CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V
Input voltage range, V_I (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)  . . . . . . . . . . . . . −0.5 V to V_CC + 0.5 V
Input clamp current, I_IK (V_I < 0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
Output clamp current, I_OK (V_O < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
Continuous output current, I_O  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through V_CC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA
Package thermal impedance, _JA (see Note 3): DGV package . . . . . . . . . . . . 92°C/W
                                                                           DW package  . . . . . . . . . . . . 58°C/W
                                                                           GQN/ZQN package. . . . . . . . 78°C/W
                                                                           PW package. . . . . . . . . . . . . 83°C/W
Storage temperature range, T_stg  . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
             2. This value is limited to 4.6 V maximum.
             3. The package thermal impedance is calculated in accordance with JESD 51-7.


Description

This SN74ALVCH373 octal transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs.When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.