SN74AUP1T98 Selling Leads, Price trend, SN74AUP1T98 DataSheet download, circuit diagram from SeekIC.com

Features: ` Available in the Texas Instruments NanoStar and NanoFree Packages` Low Static-Power Consumption; ICC = 0.9 A Max` Low Dynamic-Power Consumption; Cpd = 3 pF Typ at 3.3 V` Low Input Capacitance; Ci = 1.5 pF Typ` Low Noise − Overshoot and Undershoot <10% of VCC` I...

See larger image

SeekIC No. : 004498523 Detail

SN74AUP1T98: Features: ` Available in the Texas Instruments NanoStar and NanoFree Packages` Low Static-Power Consumption; ICC = 0.9 A Max` Low Dynamic-Power Consumption; Cpd = 3 pF Typ at 3.3 V` ...

SN74AUP1T98 Data Sheet

Get Latest Price

Part Number:: SN74AUP1T98
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2025/12/24

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

` Available in the Texas Instruments
NanoStar and NanoFree Packages
` Low Static-Power Consumption;
ICC = 0.9 A Max
` Low Dynamic-Power Consumption;
Cpd = 3 pF Typ at 3.3 V
` Low Input Capacitance; Ci = 1.5 pF Typ
` Low Noise − Overshoot and Undershoot
<10% of VCC
` Ioff Supports Partial-Power-Down Mode Operation
` Input Hysteresis Allows Slow Input
Transition and Better Switching Noise
Immunity at the Input
(Vhys = 250 mV Typ at 3.3 V)
` Wide Operating VCC Range of 0.8 V to 3.6 V
` Optimized for 3.3-V Operation
` 3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
` tpd = 3.6 ns Max at 3.3 V
` Suitable for Point-to-Point Applications
` Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
` ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
` ESD Protection Exceeds ±5000 V With
Human-Body Model

Pinout

Connection Diagram

Specifications

Symbol	Parameter		MIN	MAX	Units
V_CC	Supply voltage range		-0.5	4.6	V
V_I	Input voltage range(2)		-0.5	4.6	V
V_O	Voltage range applied to any output in the high-impedance or power-off state(2)		-0.5	4.6	V
V_O	Output voltage range(2)		-0.5	VCC + 0.5	V
I_IK	Input clamp current	VI < 0		-50	mA
I_OK	Output clamp current	VO < 0		-50	mA
I_O	Continuous output current			±20	mA
I_CC	Continuous current through VCC or GND			±50	mA
_JA	Package thermal impedance(3)	DBV package		165	°C/W
		DCK package		259
		DRL package		142
		YEP/YZP package		123
T_STG	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Description

AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery backed-up equipment. The SN74AUP1T98 is designed for logic-level translation applications with input switching levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply. The wide VCC range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and ensures normal operation between this range.

Schmitt-trigger inputs (DVT = 210 mV between positive and negative input transitions) offer improved noise immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition. The SN74AUP1T98 can be easily configured to perform a required gate function by connecting A, B, and C inputs to VCC or ground (see Function Selection table). Up to nine commonly used logic gate functions canbe performed.

SN74AUP1T98 Ioff is a feature that allows for powered-down conditions (VCC = 0 V) and is important in portable and mobile applications. When VCC = 0 V, signals in the range from 0 V to 3.6 V can be applied to the inputs and outputs of the device. No damage occurs to the device under these conditions.

The SN74AUP1T98 is designed with optimized current-drive capability of 4 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Nanostar™ and Nanofree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

SN74AUP1T98

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Relays(6300)

Boxes, Enclosures, Racks(2218)

Test Equipment(3237)

Optoelectronics(3638)

Tapes, Adhesives(300)

Batteries, Chargers, Holders(975)