SN74BCT979

Features: • BiCMOS Design Significantly Reduces ICCZ• ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)• Support IEEE BTL Standard 1194.1-1991• Open-Collector B Port Drives Load Impedances as Low as 10 •...

product image

SN74BCT979 Picture
SeekIC No. : 004498645 Detail

SN74BCT979: Features: • BiCMOS Design Significantly Reduces ICCZ• ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)• Support IE...

floor Price/Ceiling Price

Part Number:
SN74BCT979
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• BiCMOS Design Significantly Reduces ICCZ
• ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
• Support IEEE BTL Standard 1194.1-1991
• Open-Collector B Port Drives Load Impedances as Low as 10
• BTL Logic Level 1-V Bus Swing Reduces Power Consumption
• Latchable Transceiver With Output Sink of 24 mA at the A Bus and 100 mA at the B Bus
• Option to Generate and Check Parity or Feed-Through Data/Parity in Directions A to B or B to A
• Independent Latch Enables for A-to-B and B-to-A Directions
• Select Pin for ODD/EVEN Parity
• ERRA and ERRB Output Pins for Parity Checking
• Ability to Simultaneously Generate and Check Parity
• Packaged in 300-mil Plastic Shrink



Pinout

  Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . 0.5 V to 7 V
Input voltage range, VI (see Note 1): B1B8, BPAR  . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 5.5 V
                                                            Other inputs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, VO  . . . . . . . . . . .0.5 V to 7 V
Voltage range applied to any output in the high state, VO  . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to VCC
Input clamp current, IIK (VI < 0) (A port)  . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .30 mA
Current into any output in the low state, IO: A port  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48 mA
                                                                       B port  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 mA
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . .0°C to 70°C
Maximum power dissipation at TA = 55°C (in still air) . . . . . . . . . . . . .  .  . . . . . . . . . . . . . . . . . . . . 0.85 W
Storage temperature range  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .65°C to 150°C



Description

The SN74BCT979 is a 9-bit to 9-bit parity transceiver with transparent latches. The device can operate as a feed-through transceiver, or it can generate/check parity from the 8-bit data bus in either direction. It has a guaranteed current-sinking capability of 24 mA at the A bus and 100 mA at the open-collector B bus.

The SN74BCT979 features independent latch-enable (LEAB, LEBA) inputs for the A-to-B direction and the B-to-A direction, an ODD/EVEN input to select odd or even parity, and separate error-signal (ERRA, ERRB) outputs for checking parity.

When communication between buses occurs, parity is generated and passed on to either bus as APARO or BPAR. Error detection of the parity generated from AI1AI8 and B1B8 can be checked by ERRA and ERRB, providing LEAB and LEBA are high and the mode select (SEL) is low. If SEL is high, the communication between buses is in a feed-through mode where parity is still generated and checked as ERRA and ERRB.

The SN74BCT979 features open-collector driver outputs (B port) with a series Schottky diode to reduce capacitive loading to the bus. By using a 2-V pullup on the bus, the output signal swing will be approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs are capable of driving an equivalent dc load of as low as 10 .

The transceiver has a precision threshold set by an internal bandgap reference to give accurate input thresholds over VCC and temperature variations.

This transceiver is compatible with backplane transceiver logic (BTL) technology at significantly reduced power dissipation per channel.

The SN74BCT979 is characterized for operation from 0°C to 70°C.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Tapes, Adhesives
803
Prototyping Products
DE1
Connectors, Interconnects
Motors, Solenoids, Driver Boards/Modules
Inductors, Coils, Chokes
View more