Features: · Member of the Texas Instruments WidebusE Family· Inputs Meet JEDEC HSTL Standard JESD8-6· All Outputs Have Equivalent 25-W Series Resistors· Packaged in Plastic Thin Shrink Small-Outline PackagePinoutSpecificationsSupply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . ...
SN74HSTL162822: Features: · Member of the Texas Instruments WidebusE Family· Inputs Meet JEDEC HSTL Standard JESD8-6· All Outputs Have Equivalent 25-W Series Resistors· Packaged in Plastic Thin Shrink Small-Outline...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

This 14-bit to 28-bit D-type latch is designed for 3.15-V to 3.45-V VCC operation. HSTL levels are expected on the inputs. LVTTL levels are driven on the Q outputs.
All outputs are designed to sink up to 12 mA and include 25-W series resistors to reduce overshoot and undershoot.
The SN74HSTL162822 is particularly suitable for driving an address bus to two banks of memory. Each bank of 14 outputs is controlled with its own latch-enable (LE) input.
Each of the 14 data (D) inputs is tied to the inputs of two D-type latches, which provide true data at the outputs. While LE is low, the outputs (Q) of the corresponding 14 latches follow the D inputs. When LE is taken high, the Q outputs are latched at the levels set up at the D inputs.
The SN74HSTL162822 is characterized for operation from 40°C to 90°C.