SN74LV595A Selling Leads, Price trend, SN74LV595A DataSheet download, circuit diagram from SeekIC.com

Features: *2-V to 5.5-V VCC Operation* Max tpd of 7.1 ns at 5 V* Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25* Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25* Support Mixed-Mode Voltage Operation on All Ports* 8-Bit Serial-In, Parallel-Out Shift* Io...

See larger image

SeekIC No. : 004499191 Detail

SN74LV595A: Features: *2-V to 5.5-V VCC Operation* Max tpd of 7.1 ns at 5 V* Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25* Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V,...

SN74LV595A Data Sheet

Get Latest Price

Part Number:: SN74LV595A
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2025/12/24

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

* 2-V to 5.5-V V_CC Operation
* Max tpd of 7.1 ns at 5 V
* Typical V_OLP (Output Ground Bounce)
   <0.8 V at V_CC = 3.3 V, TA = 25
* Typical V_OHV (Output VOH Undershoot)
   >2.3 V at V_CC = 3.3 V, TA = 25
* Support Mixed-Mode Voltage Operation on
   All Ports
* 8-Bit Serial-In, Parallel-Out Shift
* Ioff Supports Partial-Power-Down Mode
   Operation
* Shift Register Has Direct Clear
* Latch-Up Performance Exceeds 250 mA Per
   JESD 17
* ESD Protection Exceeds JESD 22
   − 2000-V Human-Body Model (A114-A)
   − 200-V Machine Model (A115-A)
   − 1000-V Charged-Device Model (C101)

Pinout

Connection Diagram

Specifications

Supply voltage range, V_CC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .−0.5 V to 7 V
Input voltage range, V_I (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .−0.5 V to 7 V
Voltage range applied to any output in the high-impedance
   or power-off state, V_O(see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . .−0.5 V to 7 V
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2) . . . . . . −0.5 V to V_CC + 0.5 V
Input clamp current, I_IK (V_I < 0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −20 mA
Output clamp current, I_OK (V_O < 0). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
Continuous output current, I_O (V_O = 0 to V_CC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±35 mA
Continuous current through V_CC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±70 mA
Package thermal impedance, _JA (see Note 3): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .73/W
                                                    (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . .82/W
                                                    (see Note 3): NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .64/W
                                                    (see Note 3): PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108/W
                                                    (see Note 4): RGY package . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . .39/W
Storage temperature range, T_stg. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65 to 150

Description

The 'LV595A devices are 8-bit shift registers designed for 2-V to 5.5-V V_CC operation.

These devices LV595A contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and a serial output for cascading. When the output-enable (OE) input is high, all outputs except QH are in the high-impedance state.

Both the LV595A shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

To ensure the high-impedance state during power up or power down, LV595A OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices LV595A are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

SN74LV595A

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Programmers, Development Systems(1039)

Tools(7611)

Cable Assemblies(5)

Prototyping Products(332)

Discrete Semiconductor Products(7459)

Transformers(1503)