Features: EPICTM(Enhanced-Performance Implanted CMOS) Submicron ProcessTypical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°CTypical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°CLatch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17Package Options Includ...
SN74LVC240: Features: EPICTM(Enhanced-Performance Implanted CMOS) Submicron ProcessTypical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°CTypical VOHV (Output VOH Undershoot) > 2 V at VCC = ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
EPICTM(Enhanced-Performance Implanted CMOS) Submicron Process
Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C
Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

This octal buffer/driver SN74LVC240 is designed for 2.7-V to 3.6-V VCC operation.
The SN74LVC240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
The SN74LVC240 is organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVC240 is characterized for operation from 40°C to 85°C.