Features: State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power DissipationMember of the Texas Instruments WidebusTM FamilySupports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)Supports Unregulated Battery Operation Down to 2...
SN74LVT16835: Features: State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power DissipationMember of the Texas Instruments WidebusTM FamilySupports Mixed-Mode Signal Oper...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
Member of the Texas Instruments WidebusTM Family
Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
Supports Unregulated Battery Operation Down to 2.7 V
Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
Supports Live Insertion
Distributed VCC and GND Pin Configuration
Flow-Through Architecture Optimizes PCB Layout
Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages Using 25-mil Center-to-Center Spacings

The SN74LVT16835 is an 18-bit universal bus driver designed for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.
Data flow from A to Y is controlled by the output-enable (OE) input. This device SN74LVT16835 operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When OE is high, the outputs are in the high-impedance state.
Active bus-hold circuitry is provided by SN74LVT16835 to hold unused or floating data inputs at a valid logic level.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver SN74LVT16835.
The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pins and functionality of standard small-outline packages in the same printed circuit board area.
The SN74LVT16835 is characterized for operation from 40°C to 85°C.