Position: Home  > All Categories> Integrated Circuits (ICs) > SN74LVT240

SN74LVT240

Features: State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power DissipationSupport Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)Support Unregulated Battery Operation Down to 2.7 VTypical VOLP (Output Ground Bounce) < 0.8 V...

product image

SN74LVT240 Picture
See larger image
SeekIC No. : 004499437 Detail

SN74LVT240: Features: State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power DissipationSupport Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V...

SN74LVT240 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
SN74LVT240
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
 Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
 Support Unregulated Battery Operation Down to 2.7 V
 Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
 Bus-Hold Data Inputs Eliminate the Need
 Support Live Insertion
 Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs




Pinout

Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 0.5 V to4.6 V
Input voltage range, VI  (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . 0.5 V to 7 V
Voltage applied to any output in the high state or power-off state, VO (see Note 1). . 0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT240 . . . . . . . . . . . .. . . . . . . . . . . . ..   . .96 mA 
                                                                       SN74LVT240 . . . . . . . . . . . . . . . . . . . . .  . . ..   .128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT240 . . . . . . . . . .. . . . . . . .48 mA
                                                                                             SN74LVT240  . . . . . . . . .  . . . . .. . .64 mA
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . .. .50 mA
Output clamp current, IOK (VO < 0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50 mA
Maximum power dissipation at TA = 55°C (in still air) (see Note 3): DB package  . . . .  . . . .  . . .0.6 W
                                                                                                         DW package  . . . .. . . . .  .. .1.6 W
                                                                                                         PW package  . . . . . . . . . . . .0.7 W
Storage temperature range  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . .65°C to 150°C  


Description

These octal buffers and line drivers SN74LVT240 are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices SN74LVT240 are organized as two 4-bit buffer/line drivers with separate output-enable (OE) inputs. When OE is low, the devices pass data from the A inputs to the Y outputs. When OE  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided by SN74LVT240 to hold unused or floating data inputs at a valid logic level.

About SN74LVT240,To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT240 is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74LVT240 is characterized for operation from 40°C to 85°C.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Circuit Protection
A50QS75-4Y
F-17*77
Power Supplies - Board Mount
HC-06
PM150RSA060-S81AH0G
Isolators
HCPL062N
HCPL316J
Filters
PICO2205A
PICO2204A
Resistors
A101G
3006P-1-205LF
Prototyping Products
AVT4168
DE1
View more