PinoutSpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . .0.5 V to VCC + 0.5 VOutput voltage range, VO (see...
SN74SSTL32867: PinoutSpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . ....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

This 26-bit registered buffer SN74SSTL32867 is designed for 2.3-V to 2.7-V VCC operation and SSTL_2 input and unterminated LVCMOS-output applications.
About SN74SSTL32867, Data flow from A to Y is controlled by differential clock (CLK, CLK) inputs and the LVTTL reset (RESET) input. Data are triggered on the positive edge of the positive clock (CLK). The negative clock (CLK) is used to maintain noise margins. When RESET is low, all registers are reset, and all outputs are low.To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.
The SN74SSTL32867 is characterized for operation from 0°C to 70°C.