SN74SSTL32867

PinoutSpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . .0.5 V to VCC + 0.5 VOutput voltage range, VO (see...

product image

SN74SSTL32867 Picture
SeekIC No. : 004499534 Detail

SN74SSTL32867: PinoutSpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . ....

floor Price/Ceiling Price

Part Number:
SN74SSTL32867
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Pinout

  Connection Diagram


Specifications

Supply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . 0.5 V to 3.6 V
Input voltage range, VI (see Note 1)  . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . .0.5 V to VCC + 0.5 V
Output voltage range, VO (see Notes 1 and 2)  . . . . . . . . . . . . . . .  . . . . . . . . .0.5 V to VDDQ + 0.5 V
Input clamp current, IIK (VI < 0)  . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . .50 mA
Output clamp current, IOK (VO < 0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .50 mA
Continuous output current, IO (VO = 0 to VDDQ)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±50 mA
Continuous current through each VCC, VDDQ, or GND  . . . . . . . . . . . . .  . . . . . . .  . . . . . . . . . .±100 mA
Package thermal impedance, JA (see Note 3)  . . . . . . . . . . . . . . . . . . .. . . . . . .  . . . . . . . . . . . .40°C/W
Storage temperature range, Tstg  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65°C to 150°C



Description

This 26-bit registered buffer SN74SSTL32867 is designed for 2.3-V to 2.7-V VCC operation and SSTL_2 input and unterminated LVCMOS-output applications.

About SN74SSTL32867, Data flow from A to Y is controlled by differential clock (CLK, CLK) inputs and the LVTTL reset (RESET) input. Data are triggered on the positive edge of the positive clock (CLK). The negative clock (CLK) is used to maintain noise margins. When RESET is low, all registers are reset, and all outputs are low.To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The SN74SSTL32867 is characterized for operation from 0°C to 70°C.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Fans, Thermal Management
Resistors
Line Protection, Backups
Prototyping Products
DE1
Cables, Wires
Sensors, Transducers
View more