PinoutSpecificationsSupply voltage, VCC1 (see Note 1) . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . .15 VSupply voltage, VCC2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . .. . . . . .70 V Input voltage, VI . . . . . . . . . . . . . . . . . . . . . . . . ....
SN75518: PinoutSpecificationsSupply voltage, VCC1 (see Note 1) . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . .15 VSupply voltage, VCC2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . ....
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

The SN65518 and SN75518 are monolithic BIDFET† integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent
display.
Each device SN75518 consists of a 32-bit shift register, 32 latches, and 32 output AND gates. Serial data is entered into the shift register on the low-to-high transition of CLOCK. While LATCH ENABLE is high, parallel data is transferred to the output buffers through a 32-bit latch. Data present in the latch during the high-to-low transition of LATCH ENABLE is latched. When STROBE is low, all Q outputs are enabled. When STROBE is high, all Q outputs are low.
Serial data output from the shift register may be used to cascade additional devices. This output is not affected by LATCH ENABLE or STROBE.
The SN65518 is characterized for operation from 40°C to 85°C. The SN75518 is characterized for operation from 0°C to 70°C.